FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-26-2009, 05:34 PM
Dmitriev-Zdorov, Vladimir
Guest
 
Posts: n/a
Default [SI-LIST] Re: si-list Digest V9 #58

Pete,

I meant very simple thing. Realness together with assumption about
analytical behavior at very low frequency can be used to roughly
estimate if we have or have not enough data points close to DC.

Theoretically, there are two scenarios. First, the dependence can be
thought as a function analytical in vicinity of s=0.
Then, real part must approximate to a constant level as low order even
polynomial in f: R(f) = S0 + S2*f^2 + ... and imaginary part as odd
polynomial: I(f) = S1*f + S3*f^3 + ... If low frequency data points
exhibit such behavior, and we see that real part approximates to a
constant level (S0) while imaginary turns into a straight line pointing
to the origin I(f) = S1*f, then we have enough confidence in predicting
what should be at f=0.

If the function we represent has no derivative in s=0 [example: s^(1/N),
in particular, sqrt(s) used in skin effect description], we don't
observe such behavior, regardless of how close we are to DC. This case
is difficult to differentiate from when the underlying function is
analytical but the low frequency portion is missing. Fortunately, these
are not frequent cases for measured models.

Thanks,
Vladimir


>7) I'm not sure what Vladimir was talking about regarding realness from
>s-parameter data. Whenever you inverse transform to get
>back to the time domain, you enforce realness by producing the negative
>frequency data as the complex conjugate of the positive
>frequency data provided. Vladimir, if you can explain this further,

I'd be
>interested to know what you're thinking.



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] §Ö§â§Aªººë²G®g¨ì¦o¨*¤W§a f83118 si-list 0 02-24-2009 05:28 AM
[SI-LIST] Re: PCB Advise [email protected] si-list 0 02-24-2009 12:28 AM
[SI-LIST] Re: PCB Advise [email protected] si-list 0 02-24-2009 12:26 AM
[SI-LIST] Tang, Linda \(Xin Cai\) si-list 2 02-23-2009 02:24 PM
for language experts: generic lower in list may reference generics higher in list [email protected] VHDL 4 04-29-2006 10:56 AM


All times are GMT +1. The time now is 02:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved