FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-11-2009, 07:15 PM
Nick Langston
Guest
 
Posts: n/a
Default [SI-LIST] Re: PCIe routing

Grish,
If that stub length is less than 1.5mm, you should not have problems at
5Gb/s.
Nick

-----Original Message-----
From: si-list-bounce (AT) freelists (DOT) org [mailto:si-list-bounce (AT) freelists (DOT) org] On
Behalf Of Girish Gopi
Sent: Saturday, July 11, 2009 4:32 AM
To: si-list (AT) freelists (DOT) org
Subject: [SI-LIST] PCIe routing

Hi all,
I am having the 20 layer pcb with 3MM thickness , using blind vias from 1
to 10 and 11 to 20 layers.Where 2nd layer using for PCIe(5GB/S) routing ,
can I know that the via used for PCIe routing from layer 2 to 10 , will it
be act as a stub ?Is there any issues?

Thanks in advance
Girish
**************** CAUTION - Disclaimer *****************This email may
contain confidential and privileged material for the
sole use of the intended recipient(s). Any review, use, retention,
distribution or disclosure by others is strictly prohibited. If you are not
the intended recipient (or authorized to receive for the recipient), please
contact the sender by reply email and delete all copies of this message.
Also, email is susceptible to data corruption, interception, tampering,
unauthorized amendment and viruses. We only send and receive emails on the
basis that we are not liable for any such corruption, interception,
tampering, amendment or viruses or any consequence thereof.
*********** End of Disclaimer ***********DataPatterns ITS Group**********


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu


Checked by AVG - www.avg.com
Version: 8.5.387 / Virus Database: 270.13.9/2229 - Release Date: 07/10/09
07:05:00

Checked by AVG - www.avg.com
Version: 8.5.387 / Virus Database: 270.13.9/2229 - Release Date: 07/11/09
05:57:00

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Re: max. & min. routing lengh of PCI X133Mhz Carrier, Patrick si-list 0 07-02-2009 06:48 PM
[SI-LIST] Re: max. & min. routing lengh of PCI X133Mhz Nagy Istv嫕 si-list 0 07-02-2009 02:52 PM
[SI-LIST] DDR3 CK1/CK1# board routing Heyfitch si-list 1 06-04-2009 07:26 PM
[SI-LIST] Potentially Dumb Question About Routing Layers Nash, Timothy J si-list 2 03-12-2009 01:30 PM
[SI-LIST] PCIe Gen2 Add In Card passing CLB Snowdon, Kenneth si-list 1 02-11-2009 12:25 AM


All times are GMT +1. The time now is 01:53 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved