FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-02-2009, 02:52 PM
Nagy István
Guest
 
Posts: n/a
Default [SI-LIST] Re: max. & min. routing lengh of PCI X133Mhz

hi
you have to do timing analysis on the bus, based on datasheet parameters (input setup/hold), PCB trace lengths chip-to-chip and SI-simulations with proper IBIS models (to get the signal rise times at given number of chip-loads and given trace capacitances and signal reflections ).
The signals have to arrive early enough to meet the input setup requirements (max length), and late enough to meet the input hold requirements (min length) of the actual receiver chip. obviously do it between each initiator-target pair. In the signal arrival time, the load-based rise time, the PCB propagation delay, the clock network skew and the driver chip output (clock to output delay, min/max) parameters have role. so you get min/max arrival times, and these have to meet your input hold/setup requirements.
check this calculator for min/max PCB lengths and for max frequency:
http://www.buenos.extra.hu/iromanyok...g_analysis.xls
(synchronous-pre-layout tab. use internet explorer)

Istvan Nagy
CCT


Girish Gopi <girish.gopi (AT) datapatterns (DOT) co.in> wrote:


> Hi there,
> I am using the PCIe to PCI-X bridge (P17C9X130DNDE from pericom).
>
> http://www.pericom.com/pdf/databriefs/PI7C9X130_db.pdf
>
> I am unable to findout the routing guidelines for the PCI-X 133MHz signal in the carrier card. PCI-X spec and other documents what ever i refered has only routing guidelines for the add on cards. Is there any recommendation for the min and max trace length for the carrier card PCI-X 133MHz? How to calculate the min and max trace length?
>
> Thanks in advance
> Girish Gopi
> **************** CAUTION - Disclaimer *****************This email may contain confidential and privileged material for the
> sole use of the intended recipient(s). Any review, use, retention, distribution or disclosure by others is strictly prohibited. If you are not the intended recipient (or authorized to receive for the recipient), please contact the sender by reply email and delete all copies of this message.. Also, email is susceptible to data corruption, interception, tampering, unauthorized amendment and viruses. We only send and receive emails on the basis that we are not liable for any such corruption, interception, tampering, amendment or viruses or any consequence thereof.
> *********** End of Disclaimer ***********DataPatterns ITS Group**********
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> http://www.freelists.org/webpage/si-list
>
> For help:
> si-list-request (AT) freelists (DOT) org with 'help' in the Subject field
>
>
> List technical documents are available at:
> http://www.si-list.net
>
> List archives are viewable at:
> http://www.freelists.org/archives/si-list
> or at our remote archives:
> http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
> http://www.qsl.net/wb6tpu
>
>
>


__________________________________________________ ______<br>Last minute nyaralások akár 60%-os kedvezménnyel:<br>http://www.budavartours.hu/akcio/?ut...te_60_szazalek

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] DDR3 CK1/CK1# board routing Heyfitch si-list 1 06-04-2009 07:26 PM
[SI-LIST] Potentially Dumb Question About Routing Layers Nash, Timothy J si-list 2 03-12-2009 01:30 PM
bga routing Marco FPGA 10 06-17-2006 08:53 AM
Routing problem in PAR. vssumesh FPGA 2 05-10-2006 11:42 PM
Routing Resources Ted FPGA 0 09-17-2004 02:17 AM


All times are GMT +1. The time now is 06:13 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved