FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-11-2009, 09:49 PM
Nash, Timothy J
Guest
 
Posts: n/a
Default [SI-LIST] Potentially Dumb Question About Routing Layers

SI Gurus:


How common is the practice of sharing a routing layer with a power or
ground region (i.e. an FPGA core voltage plane)? If I can find a
reasonable return path for the signals, at face value, it appears to be
ok. But something screams inside of me that this isn't a good idea, but
I can't really explain why.



Thanks in advance,

Tim



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
  #2 (permalink)  
Old 03-11-2009, 09:58 PM
Arnold, Peter
Guest
 
Posts: n/a
Default [SI-LIST] Re: Potentially Dumb Question About Routing Layers

Tim,
Happens all the time, especially as modern ASICs or FPGAs may require several different I/O rails. You can't spend a plane pair on all of them, nor suffer split-crossings if you cut up and share a reference layer. A shape on a routing layer can make perfect sense. Something to ask yourself though, is how much extra pFs / reduction in PDN impedance am I really getting from this tiny shape as opposed to say a fat trace?

-peter arnold


-----Original Message-----
From: si-list-bounce (AT) freelists (DOT) org on behalf of Nash, Timothy J
Sent: Wed 11/03/2009 4:49 PM
To: si-list (AT) freelists (DOT) org
Subject: [SI-LIST] Potentially Dumb Question About Routing Layers

SI Gurus:


How common is the practice of sharing a routing layer with a power or
ground region (i.e. an FPGA core voltage plane)? If I can find a
reasonable return path for the signals, at face value, it appears to be
ok. But something screams inside of me that this isn't a good idea, but
I can't really explain why.



Thanks in advance,

Tim



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu




------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
  #3 (permalink)  
Old 03-12-2009, 12:30 PM
DAVID CUTHBERT
Guest
 
Posts: n/a
Default [SI-LIST] Re: Potentially Dumb Question About Routing Layers

Peter,
the question you ask about extra pFs and PDN impedance can be answered with
a SPICE model of the power plane and decoupling caps. One can set a spec of
the maximum voltage change on the power plane and design the plane/caps from
there.

Dave Cuthbert

On Wed, Mar 11, 2009 at 2:58 PM, Arnold, Peter <peter.arnold (AT) metaram (DOT) com>wrote:

> Tim,
> Happens all the time, especially as modern ASICs or FPGAs may require
> several different I/O rails. You can't spend a plane pair on all of them,
> nor suffer split-crossings if you cut up and share a reference layer. A
> shape on a routing layer can make perfect sense. Something to ask yourself
> though, is how much extra pFs / reduction in PDN impedance am I really
> getting from this tiny shape as opposed to say a fat trace?
>
> -peter arnold
>
>
> -----Original Message-----
> From: si-list-bounce (AT) freelists (DOT) org on behalf of Nash, Timothy J
> Sent: Wed 11/03/2009 4:49 PM
> To: si-list (AT) freelists (DOT) org
> Subject: [SI-LIST] Potentially Dumb Question About Routing Layers
>
> SI Gurus:
>
>
> How common is the practice of sharing a routing layer with a power or
> ground region (i.e. an FPGA core voltage plane)? If I can find a
> reasonable return path for the signals, at face value, it appears to be
> ok. But something screams inside of me that this isn't a good idea, but
> I can't really explain why.
>
>
>
> Thanks in advance,
>
> Tim
>
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> http://www.freelists.org/webpage/si-list
>
> For help:
> si-list-request (AT) freelists (DOT) org with 'help' in the Subject field
>
>
> List technical documents are available at:
> http://www.si-list.net
>
> List archives are viewable at:
> http://www.freelists.org/archives/si-list
> or at our remote archives:
> http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
> http://www.qsl.net/wb6tpu
>
>
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> http://www.freelists.org/webpage/si-list
>
> For help:
> si-list-request (AT) freelists (DOT) org with 'help' in the Subject field
>
>
> List technical documents are available at:
> http://www.si-list.net
>
> List archives are viewable at:
> http://www.freelists.org/archives/si-list
> or at our remote archives:
> http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
> http://www.qsl.net/wb6tpu
>
>
>



------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
A potentially lethal computer Rune Allnor DSP 63 10-06-2008 05:16 PM
Dumb question from a newbie... John Oyler DSP 2 07-15-2007 05:43 PM
dumb question CPLD or FPGA Joseph Goldburg FPGA 2 04-19-2004 03:58 PM
Dumb question # nnn ;} :? Richard Owlett DSP 0 12-03-2003 08:02 PM
A dumb question running integrals... Brian Reinhold DSP 2 11-20-2003 11:03 AM


All times are GMT +1. The time now is 12:49 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved