FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-13-2009, 11:58 PM
[email protected]
Guest
 
Posts: n/a
Default [SI-LIST] HFSS Project Posted on Split Planes

Hello,

Just a quick note to let you know I've posted another HFSS project on
the Unofficial HFSS Forum (http://www.hfss-forum.com/). This time it is
a split plane structure to study the impact of splits on signal
propagation and on plane waves. The project is fully parameterized so
that you can make the results relevant to your particular case. This
project was originally used for a DesignCon 2009 paper/presentation
entitled "Examining the Impact of Split Planes on Signal and Power
Integrity." The slides and paper are also posted. Here is a link to the
post:
http://www.hfss-forum.com/viewtopic.php?f=19&t=6
If you have any feedback or questions, I would encourage you to post
them on the forum. If you have any projects you'd like to share, feel
free to join the forum and upload your projects!

Thanks!
Jason Miller

------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Verilog - Code Posted - Please Help !! dash82 Verilog 1 10-23-2007 03:17 PM
Large power planes vs. power islands vs. slits for decoupling Marc Battyani FPGA 33 03-09-2007 03:33 AM
Re: New version posted impersonated DSP 0 06-07-2006 02:52 AM
my question was not posted ranchupanchu DSP 6 08-23-2005 11:15 PM
Calling FFTW from C++? (x-posted) Erica DSP 5 09-16-2004 04:34 PM


All times are GMT +1. The time now is 03:22 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved