FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-06-2009, 04:41 PM
Guest
 
Posts: n/a
Default [SI-LIST] Free webcast from Agilent EEsof EDA: Signal Integrity Design Using Fast Channel Simulation and Eye Diagram Statistics

Hi,


Please register for our free webcast:



Signal Integrity Design Using Fast Channel Simulation and Eye Diagram Statistics

Date: July 29, 2009

Time: 11:00 AM - 12:00 PM PT / 2:00 PM - 3:00 PM ET

Abstract:

Improvements to traditional SPICE-type simulation have increased signal integrity channel simulation speeds to thousands of bits per minute. An overnight run can create a million-bit eye diagram and the associated metrics and statistical figures of merit. But signal integrity engineers need to repeat this determination for thousand of points in the design space in order to select the optimum combination of, for example, pre-emphasis, channel characteristics, and equalizer. Therefore, optimization using eye diagram goals requires a channel simulation technique that is orders of magnitude faster than even the fastest SPICE.



This webcast will demonstrate the "what if" design space exploration workflow that our new million-bit-per-minute channel simulator and eye diagram tool enables.



Registration info:

SI-list server mangles URLs containing the equals character, so you can either edit this one:

DELETEMEhttp://event.on24.com/r.htm?e1461&s=1&kEAAAF345F3B6FC01400112AD06ED046

....or use this SI-list-friendly shortened URL:

http://bit.ly/chansimwebcast



PS If you've enjoyed reading my blog, could you spend a few seconds giving me your vote? You don't have to be attending the Design Automation Conference to vote in Denali's "EDA Blogger of 2009" contest. Just go to:

http://www.denali.com/en/events/dac/2009/blogger.jsp

Online voting will close at 10:00PM July 27, 2009.

Thanks!

-- Colin

http://signal-integrity-tips.com <http://signal-integrity-tips.com/>


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
  #2 (permalink)  
Old 07-22-2009, 02:53 AM
Guest
 
Posts: n/a
Default [SI-LIST] Re: Free webcast from Agilent EEsof EDA: Signal Integrity Design Using Fast Channel Simulation and Eye Diagram Statistics

PS: I uploaded a preview video clip here:


http://bit.ly/chansim-preview



Best regards,



-- Colin



-----Original Message-----
From: si-list-bounce (AT) freelists (DOT) org [mailto:si-list-bounce (AT) freelists (DOT) org] On Behalf Of WARWICK,COLIN (A-Americas,ex1)
Sent: Monday, July 06, 2009 11:41 AM
To: si-list (AT) freelists (DOT) org
Subject: [SI-LIST] Free webcast from Agilent EEsof EDA: Signal Integrity Design Using Fast Channel Simulation and Eye Diagram Statistics



Hi,





Please register for our free webcast:







Signal Integrity Design Using Fast Channel Simulation and Eye Diagram Statistics



Date: July 29, 2009



Time: 11:00 AM - 12:00 PM PT / 2:00 PM - 3:00 PM ET



Abstract:



Improvements to traditional SPICE-type simulation have increased signal integrity channel simulation speeds to thousands of bits per minute. An overnight run can create a million-bit eye diagram and the associated metrics and statistical figures of merit. But signal integrity engineers need to repeat this determination for thousand of points in the design space in order to select the optimum combination of, for example, pre-emphasis, channel characteristics, and equalizer. Therefore, optimization using eye diagram goals requires a channel simulation technique that is orders of magnitude faster than even the fastest SPICE.







This webcast will demonstrate the "what if" design space exploration workflow that our new million-bit-per-minute channel simulator and eye diagram tool enables.







Registration info:





http://bit.ly/chansimwebcast








------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Prof. Madhavan Swaminathan's free Signal and Power Integrity tutorialon Thursday, June 11, 2009 Istvan Novak - Board Design Technology si-list 1 06-05-2009 09:13 PM
[SI-LIST] Free Agilent On-Demand Video: ADS 2009 Signal Integrity Eye Diagram Solutions si-list 0 05-05-2009 09:40 PM
[SI-LIST] Re: Signal Integrity for PCB Designers V S si-list 0 03-19-2009 11:04 PM
[SI-LIST] Signal Integrity for PCB Designers V S si-list 0 03-19-2009 09:39 PM
[SI-LIST] Signal integrity and package design job at Global Unichip. San Jose, CA larry.zu@globalunichip.com si-list 0 02-17-2009 01:24 AM


All times are GMT +1. The time now is 05:39 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved