FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-13-2009, 10:02 PM
Guest
 
Posts: n/a
Default [SI-LIST] Free seminars in 17 North American Cities, Feb 17-19. "Connect to the Agilent Experts: PCI Express, USB and DDR Simulations Made Easy!"

Hi,


We're offering free seminars entitled:



"Connect to the Agilent Experts: PCI Express, USB, and DDR Simulations Made Easy!"



....in 17 North American Cities, Feb 17-19. The details are below.



Hope to see you there!



-- Colin



Title: "Connect to the Agilent Experts: PCI Express, USB, and DDR Simulations Made Easy!"



Abstract: Are you involved in high speed serial designs such as PCI Express Gen1/Gen2, USB 3.0 and Memory Designs? This presentation will demonstrates how you can quickly and accurately analyze high speed channels and reduce your product design cycle. Complete serial link analysis including how to select best settings for your Transmit or receive equalization and perform automated measurements will be addressed in this presentation.



Registration page: http://tinyurl.com/d6vvyq



Cities for Tuesday, February 17, 2009:

Toronto, ON

Westlake Village, CA

Schaumburg, IL

Columbia, MD

Seattle area - Bellevue, WA

Santa Clara, CA



Cities for Wednesday, February 18, 2009:

Ottawa, ON

Portland, OR

Anaheim, CA



Cities for Thursday, February 19, 2009:

Ft. Lauderdale area - Sunrise, FL

Roseville, CA

Santa Clara, CA

San Diego, CA

Andover, MA




------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
"Out of Order" problem in Xilinx V5 used as a PCI Express Endpoint samliu FPGA 2 10-27-2008 02:23 AM
"Wait on" instead of "Sensitivity List" does not work??? Markus Jochim VHDL 3 06-01-2007 10:30 AM
Chaining multiple Xilinx "Six Easy Pieces" Clock Doubler Dave FPGA 13 05-03-2006 02:02 PM
As "Nyquist" is to "sample rate" "????" is to "sample period/duration/width/?"? Richard Owlett DSP 16 09-22-2004 09:10 PM
Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "". (FPGA-GSRMAP-14) Martin Bammer VHDL 0 11-17-2003 11:28 PM


All times are GMT +1. The time now is 05:26 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved