FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-04-2009, 01:17 AM
Heyfitch
Guest
 
Posts: n/a
Default [SI-LIST] DDR3 CK1/CK1# board routing

Dear SI gurus -
On single-rank DDR3 dimms - both RDIMMs and UDIMMs - the unused pair of
clocks CK1/CK1# is terminated by a 75-Ohm resistor across the pair. This is
per JEDEC specs.

Does this require that these clocks are routed as 75-Ohm differential on the
mother board? Has anyone see problems arise if on a motherboard they are
routed as 100-Ohm differencial (aka loosely coupled or uncoupled)?

Thanks.
Vadim


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
  #2 (permalink)  
Old 06-04-2009, 06:26 PM
Istvan Nagy
Guest
 
Posts: n/a
Default [SI-LIST] Re: DDR3 CK1/CK1# board routing

hi

If the termination is on the DIMM (as on SODIMMs), then the purpose is to
avoid reflections. Even if the clock is unused, reflections are harmful,
becuse it causes EMI radiation, and creates more crosstalk to other lines on
your board. So thats why we termiante unused clocks too. Termination is to
characteristic impedance of the line. The DIMM probably has Rtt of 2x39
ohms or similar, sized to the 75 ohms line impedance. If you change your
diffpair to 100 ohms, then it will be not that good matched.
We have lots of boards with unterminated unused clocks, we never experienced
any problems in the practice, but it does not mean that there will not be
problems for shure.
For the used clocks, you better route them at 75 ohms, because you want them
matched-terminated and clean and nice.

Istvan Nagy
Concurrent Tech.

----- Original Message -----
From: "Heyfitch" <heyfitch (AT) ieee (DOT) org>
To: "si-list" <si-list (AT) freelists (DOT) org>
Sent: Thursday, June 04, 2009 1:17 AM
Subject: [SI-LIST] DDR3 CK1/CK1# board routing


> Dear SI gurus -
> On single-rank DDR3 dimms - both RDIMMs and UDIMMs - the unused pair of
> clocks CK1/CK1# is terminated by a 75-Ohm resistor across the pair. This
> is
> per JEDEC specs.
>
> Does this require that these clocks are routed as 75-Ohm differential on
> the
> mother board? Has anyone see problems arise if on a motherboard they are
> routed as 100-Ohm differencial (aka loosely coupled or uncoupled)?
>
> Thanks.
> Vadim
>
>
> ------------------------------------------------------------------
> To unsubscribe from si-list:
> si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field
>
> or to administer your membership from a web page, go to:
> http://www.freelists.org/webpage/si-list
>
> For help:
> si-list-request (AT) freelists (DOT) org with 'help' in the Subject field
>
>
> List technical documents are available at:
> http://www.si-list.net
>
> List archives are viewable at:
> http://www.freelists.org/archives/si-list
> or at our remote archives:
> http://groups.yahoo.com/group/si-list/messages
> Old (prior to June 6, 2001) list archives are viewable at:
> http://www.qsl.net/wb6tpu
>
>
>


------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Pros/Cons of Agilent vs Tek scope for DDR2/DDR3 characterization Eugene Ivanov si-list 6 04-20-2009 04:58 PM
[SI-LIST] Re: Pros/Cons of Agilent vs Tek scope for DDR2/DDR3 characterization rajeev sharma si-list 0 04-17-2009 06:09 AM
[SI-LIST] Potentially Dumb Question About Routing Layers Nash, Timothy J si-list 2 03-12-2009 12:30 PM
DDR3 with Spartan-3 Antti FPGA 5 02-18-2009 12:31 PM
Altera and DDR3 m FPGA 6 10-15-2008 04:14 AM


All times are GMT +1. The time now is 07:33 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved