FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > si-list

si-list si-list mailer

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-21-2009, 10:13 PM
Mirmak, Michael
Guest
 
Posts: n/a
Default [SI-LIST] Agenda, IBIS Summit at DAC - July 28, 2009

Please join us for our annual IBIS Summit at DAC on July 28!

------------------------------------------------------------------

AGENDA, IBIS SUMMIT MEETING
July 28, 2009

The Westin San Francisco Market Street Hotel
50 Third Street
San Francisco, California 94103

Room: Franciscan I (2nd Floor)
(check signs at site)

Admission: FREE
(registration details below)

------------------------------------------------------------------
Please note that durations below include time for questions from
the audience.

8:00 AM Refreshments & Sign In

8:30 AM Introductions
- Welcome to Summit
- Introductions
- Opens for Issues, Discussion Topics

8:45 AM Chair's Annual Status Report
Michael Mirmak, Intel Corporation

9:00 AM Top 10 Issues as Seen During IBIS Model Reviews
Lynne Green, Green Streak Programs

9:30 AM IBIS Quality Review
Mike LaBonte, Cisco Systems

10:00 AM BREAK

10:15 AM Case Study: Analyze the Different Results from IBIS
Simulators
Lance Wang, IO Methodology

10:45 AM SI/PI Co-simulations for I/O Interfaces
Vishram Pandit and Myoung Joon Choi, Intel Corporation

11:30 AM Election of Officers

12:00 PM LUNCH

1:00 PM Serial Link / IBIS-AMI Terminology Overview
Todd Westerhoff, Signal Integrity Software (SiSoft)

1:30 PM Touchstone to Touchstone 2.0, Touchstone 2.0 to
Touchstone too
Bob Ross, Teraspeed Consulting Group

2:00 PM Model Connectivity Protocols for Chip/Package/Board
Brad Brim and Raymond Chen, Sigrity

2:30 PM BREAK

2:45 PM IBIS Interconnect SPICE Subcircuits IBIS-ISS
Walter Katz, Signal Integrity Software (SiSoft)

3:15 PM Opens/Discussion on Miscellaneous Topics or Ad Hoc
Presentations

4:55 PM Concluding Items
- Next Meeting - August 7, 2009
- Next Summits in Asia

5:00 PM End of IBIS Summit Meeting

------------------------------------------------------------------------

REGISTRATION

People involved in IBIS Model development, EDA tool development,
and digital circuit design are invited to participate to the
Summit meeting. If you plan to participate, please register with
the information below:

Name:
E-mail address:
Company:
Telephone:
Please send registrations to huqs (AT) cisco (DOT) com.

------------------------------------------------------------------------
------------------------------------------------------------------
To unsubscribe from si-list:
si-list-request (AT) freelists (DOT) org with 'unsubscribe' in the Subject field

or to administer your membership from a web page, go to:
http://www.freelists.org/webpage/si-list

For help:
si-list-request (AT) freelists (DOT) org with 'help' in the Subject field


List technical documents are available at:
http://www.si-list.net

List archives are viewable at:
http://www.freelists.org/archives/si-list
or at our remote archives:
http://groups.yahoo.com/group/si-list/messages
Old (prior to June 6, 2001) list archives are viewable at:
http://www.qsl.net/wb6tpu
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
[SI-LIST] Fourth call for paper - IBIS Summit at DAC 2009 Syed Huq (huqs) si-list 0 07-14-2009 04:41 PM
[SI-LIST] Third call for papers - IBIS Summit at DAC 2009 Syed Huq (huqs) si-list 0 06-30-2009 05:09 PM
[SI-LIST] Second Call for Papers - IBIS Summit at DAC 2009 Syed Huq (huqs) si-list 0 06-16-2009 12:53 AM
[SI-LIST] European IBIS Summit - Meeting Agenda Bob Ross si-list 0 04-16-2009 04:26 PM
[SI-LIST] IBIS Summit at DesignCon 2009 Presentations On-line! Mirmak, Michael si-list 0 02-06-2009 01:34 AM


All times are GMT +1. The time now is 06:09 PM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved