FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-22-2009, 11:12 AM
TechOnLine
Guest
 
Posts: n/a
Default Weekly Technical Paper Newsletter

Technical Paper Newsletter 4-22-2009 Tech Paper Library Home  NEW FEATURED TECHNICAL PAPERS Applying Multi-core and Virtualization to Industrial and Safety-Related Applications
Intel and Wind River
Read this paper and watch this webinar to learn how multicore and virtualization can help you improve device performance, reduce costs through hardware consolidation, and upgrade applications more cost effectively throughout the product lifecycle.
Low-Power RF Guide
Texas Instruments
The new updated Low-Power RF Selection Guide from Texas Instruments includes product overviews for RF transceivers, transmitters, System-on-Chips, RF front end and ZigBee processors.
HDI Layer Stackups for Large Dense PCBs
Mentor Graphics
This paper discusses the various HDI technologies and the best approaches for successfully taking advantage of this technology.
The Top 10 Issues that Cause Bad Prototypes
Screaming Circuits
Engineering teams are constantly challenged to speed product development with fewer internal resources. Engineers are called upon to fix issues driven by compressed product development cycles. Read this "Top Ten" checklist of issues they see on a regular basis.
Improving battery safety, charging, and fuel gauging in portable media applications
Jinrong Qian • Texas Instruments
This technical paper focuses on three very important parts of portable-power design: system safety, Li-Ion battery charging, and fuel gauge accuracy.
Environmental Friendly Protection of Automotive Electronics
Kent Larson • Dow Corning Electronics
Famous golfers are not the only ones who can wear a prized green coat. How about your automotive electronics? Are they wearing green?
Effective Stackup Design for High-speed Interfaces
Mentor Graphics
Proper stackup design is important because it forms the basis of a successful printed circuit board (PCB) design. Newer ICs today have edge rates in the sub-nanosecond range; the fastest of which are multi-gigabit transceivers that have edge rates of less than 100ps.
Dow Corning material and application center prove key to prototyping of automotive starter/alternator design
Dow Corning Electronics
Auto manufacturers and suppliers are pulling out all the stops to find creative ways to boost gas mileage and reduce emissions, and Dow Corning technology is playing a part in many ways.
Low Power Intel Architecture Platform for In-vehicle Infotainment
Suresh Marisetty et al • Intel
This article presents the architecture of this platform for the IVI market segment powered by the Intel Atom processor family of low power embedded processors and standards-based platform hardware and software ecosystem.
 HIDDEN GEMS Introducing the Xilinx Targeted Design Platform: Fulfilling the Programmable Imperative
Tim Erjavec • Xilinx

Voltage Reference Vastly Reduces Energy Consumption over Typical Solution
Maxim Integrated Products

Interoperability Comes to EDA Tools
Tanner EDA

Go Beyond Compliance for Profitability and Environmental Sustainability
ENOVIA, a Dassault Systèmes Brand

Reducing Physical Verification Cycle Time
John Ferguson • Mentor Graphics

 WHAT'S HOT CAN Primer: Creating your own Network
Robert Boys • Keil, an ARM Company

JTAG Debug—Everything You Need to Know
Mentor Graphics

Fundamentals of Signal Integrity
Tektronix

Choosing between pipeline vs. sigma delta ADCs for communications applications
Noel O'Riordan • Silicon & Software Systems

High-Definition Surveillance Systems Using Low Cost FPGAs
Suhel Dhanani • Altera


Demystifying DO-254
Tom Dewey • Mentor Graphics

Ways to Use USB in Embedded Systems
Yingbo Hu and Ralph Moore • Micro Digital

Coordinated Circuit Protection Helps Manufacturers Meet Requirements of GR-1089-CORE, Issue 4
Tyco Electronics

Advanced Dynamic Power Reduction Techniques: Operand Isolation, Operand Pre-computation, and Multi-VDD
Kajin Shi and Neel Desai • Synopsys

Measuring the Performance of Equalized Serial Data Links Across the Design Flow
Steven McKinney et al • Mentor Graphics and Tektronix

Overcoming LTE PHY Design Challenges Using ESL Design Methodologies
Louie Valeña • CoWare

Establishing Confidence in PDN Simulation
Eric Bogatin • Bogatin Enterprises

Nucleus Platform Solutions
Mentor Graphics

DO-254 Compliance: Reducing Project Cost by Avoiding Common Pitfalls
Tammy Reeve and Michelle Lange • Mentor Graphics

Solving FM Antenna Design Challenges in Portable Devices
Natalian Zhai • Silicon Laboratories

Wind River High-Assurance Solutions for Aerospace and Defense
Wind River

The PSP Model in RF CMOS Design
Fujitsu Microelectronics

An Evolution of Gate and Via Parasitic Resistance Extraction
Jarrod Stykes • Cypress Semiconductor

Migrating Legacy RTOS Device Drivers to Embedded Linux
Bill Weinberg • MontaVista Software

MSP430 Ultra-Low-Power Microcontrollers
Texas Instruments

Raising the RTL Abstraction Level and Design Conciseness with SystemVerilog
Sachin Kakkar et al • Mentor Graphics

Isolated Supply Overview and Design Trade-Offs
David Baba • National Semiconductor

Simplifying BLDC Commutation and Feedback System
Teng and Kong Leong • Avago Technologies

Power Integrity Effects of High Density
Happy Holden and Patrick Carrier • Mentor Graphics

Introduction to Secure Processing
CPU Tech

50 V RF LDMOS: An Ideal RF Power Technology for ISM, Broadcast and Radar Applications
Pierre Piel et al • Freescale Semiconductor

Power Management in an Embedded Multiprocessor Cluster
Matthias Knoth • MIPS Technologies

Xilinx Virtex-5 (UMC 65nm Process) FPGA (XC5VLX50)
Semiconductor Insights

HDI Layer Stackups for Large Dense PCBs
Mentor Graphics

  Around the Network
Live Webinar Calendar
Electronics Company Directory
TechOnline University Courses
Under the Hood Teardowns
VirtuaLab Product Evaluation
Follow Tech Papers on Twitter

About This E-Mail. TechOnline respects your time and privacy. If you are not interested in receiving future newsletters on this subject, click here.

**PLEASE NOTE** You are currently subscribed under the e-mail address

newsletter (AT) list (DOT) fpgacentral.com

You must use this address when trying to unsubscribe.



Technical Paper Submissions
Click here to submit your paper to TechOnline's
Technical Paper Library.

You may view our privacy statement here.

Pass It On.... Please feel free to forward this newsletter to your colleagues.




Copyright © UNITED BUSINESS MEDIA Limited
Ludgate House
245 Blackfriars Road
London, UK SE1 9UY


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Weekly Technical Paper Newsletter TechOnLine Newsletter 0 04-15-2009 11:37 AM
Weekly Technical Paper Newsletter TechOnLine Newsletter 0 04-01-2009 11:08 AM
Weekly Technical Paper Newsletter TechOnLine Newsletter 0 03-18-2009 11:29 AM
Weekly Technical Paper Newsletter TechOnLine Newsletter 0 03-11-2009 11:11 AM
Weekly Technical Paper Newsletter TechOnLine Newsletter 0 03-04-2009 11:05 AM


All times are GMT +1. The time now is 02:46 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved