 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
|
|||||||
| Newsletter Various newsletters related to FPGAs |
|
|
|
 |
|
|
LinkBack | Thread Tools | Display Modes |
03-25-2009, 02:48 PM
|
|||
|
|||
Register today – Building an ARM Cortex-M1 Embedded System in a mixed-signal FPGA
Dear Vikram,
If you're headed to ESC Silicon Valley 2009, don't miss Actel's FREE sponsored session. Our in-depth, hands-on session will show you how to implement Actel's royalty free ARM(R) Cortex(TM)-M1 processor into Actel Fusion(R), the industry's first mixed-signal FPGA. No other vendor offers a comprehensive embedded solution that integrates programmable logic with flash memory, analog and microprocessor. ======================================= Building an ARM Cortex-M1 Embedded System in a Mixed-Signal FPGA >> https://www.cmpevents.com/ESCw09/a.a...11&SessID=9488 Speaker: Wendy Lockhart (Sr Manager of Design Solutions, Actel) Date/Time: Tuesday, March 31, 2009, 2:30pm - 4:00pm Location: ESC Silicon Valley, Room C4 ======================================= In addition, You will learn the design flow for industry standard processors in Actel flash-based FPGAs, using the new Fusion Embedded Development Kit which supports both 8051 and ARM Cortex-M1 development. The design flow utilizes Actel's Libero(R) SmartDesign to build a custom processor with free subsystem peripherals and SoftConsole that enables software engineers to write and debug C and C++ programs. FREE Fusion Embedded Development Kits, which include tutorials and design examples, will be raffled off to attendees. As you register for ESC 2009, be sure to select Actel's FREE sponsored session. *************************************** REGISTER NOW >> https://www.cmpevents.com/ESCw09/a.a...on=B&SC=ACT100 *************************************** ======================================= Can't make it to ESC this year? Learn how to develop embedded applications with ARM Cortex-M1 processors and Actel FPGAs online: View the Design Demo >> http://www.actel.com/interact/?p=E186 Download the White Paper >> http://www.actel.com/interact/?p=E186 ======================================= Actel Corporation, 2061 Stierlin Ct., Mountain View, CA 94043 www.actel.com To unsubscribe or change your subscription options: http://www.activeleads.net/Informati...90&c=1&cid=158 
|
|
| Bookmarks |
«
Q1 Issue: Build a Wireless RF System With DSP Builder Advanced Blockset
|
S-parameters: another angle; IC thermal management; RF DAC; Zigbee Module; WiMedia folds; Apollo memories, and more
»
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Building an approssimation of a pure-noise signal | Giulio Petrucci | DSP | 8 | 06-06-2008 02:06 AM |
| ANNC: Display System Embedded Design with FPGA Webcast | bart | FPGA | 0 | 11-12-2007 08:46 PM |
| How to make an internal signal embedded deep in hierarchy to a gloal output signal | Weng Tianxiang | FPGA | 10 | 01-30-2007 07:14 AM |
| More than one embedded system in ISE | Francis St-Pierre | FPGA | 3 | 10-07-2005 08:04 AM |
| Building a NN using FPGA | ram | FPGA | 0 | 02-11-2004 07:05 AM |
All times are GMT +1. The time now is 03:25 AM.
