FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-30-2009, 10:53 PM
David Abercrombie
Guest
 
Posts: n/a
Default Register now for the DAC Lunch and Learn: Partnering for DFM Compliant IP

DAC LUNCH & LEARN

DAC Lunch & Learn: Partnering for DFM Compliant IP
July 27 - San Francisco, CA
12:00 pm - 1:30 pm

I would like to invite you to attend the DAC Lunch &
Learn: Partnering for DFM Compliant IP on Monday, July 27th
at DAC in San Francisco. Mentor Graphics, Chartered and ARM
are working together to provide a unique perspective on
optimizing third-party IP DFM robustness. This partnership
has resulted in successful IP DFM compliance since 65nm to
the current 32/28nm processes.

Topics covered during this presentation will include:

* Components of Chartered/Common Platform IP DFM solution
- flows, tools, acceptance criteria.
* Benefits of IP DFM from foundry perspective.
* How DFM is used in the development of ARM IP, both the
physical libraries and for their ARM processors.
* Overview of the Calibre DFM platform and how each of
its capabilities are used in the Common Platform DFM
flow.

PLUS you'll also have the opportunity to ask your own
questions in an exclusive Q&A session.

Attendance is limited so please submit your interest in
attending today.

SUBMIT YOUR INTEREST:
http://www.mentor.com/products/ic_na...seminar_invite

David Abercrombie, Program Manager
Advanced Physical Verification Methodology
Mentor Graphic Corporation

-------------------------------------------------------------

If you do not wish to receive future Mentor Graphics
updates, update your subscription at:
http://www.mentor.com/updates/global...l.com&action=r

Mentor Graphics 8005 SW Boeckman Road Wilsonville, OR,
97070, USA
800-547-3000 or 503-685-8000
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
lunch time videos HT-Lab FPGA 0 03-07-2009 12:33 PM
What kind of (M, N) pairs of MIMO are typical in the 802.16e-compliant phones? [email protected] DSP 0 08-14-2006 08:28 PM
Is QPSK a free lunch? john DSP 15 05-16-2006 08:21 PM
[ISE7.1] Equivalent register removal + register duplication + register balancing Tim Verstraete FPGA 0 12-08-2005 04:37 PM
Using 3.3V compliant FPGA for 5V PCI Nicky FPGA 10 02-28-2004 09:52 AM


All times are GMT +1. The time now is 03:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved