FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-17-2009, 03:04 PM
Altera Embedded eNewsletter
Guest
 
Posts: n/a
Default Q2 Issue: Special Offer: Save $500 on Embedded Kit and IP Bundles

To view a web version of this message online, please visit:
http://cm.altera.com/g/?BNWZCN15J2:B....COM,mode:live

Altera's Embedded eNewsletter
Q2 2009
-----------------------------------------------------------

Quarterly Spotlight:

Special Offer: Save $500 on Embedded Kit and IP Bundles

Get $500 off when you purchase a Nios(R) II Embedded Evaluation Kit or Embedded Systems Development Kit at the same time as the Embedded IP Suite (Nios II processor core, DDR/DDR2 controllers, network stack, and TSE MAC). This offer is not available online, so contact your local distributor or call 1-888-800-0631 to take advantage of the savings.

http://cm.altera.com/g/?BNWZCN15J2:Q...PGACENTRAL.COM


Embedded Software & Tools
-----------------------------------------------------------

ARM Cortex-M1 Evaluation Now Available for Download

The embedded world is all abuzz with ARM's latest Cortex(R) M0, M1, and M3 offerings for low-cost, low-power, and portable applications. The ARM(R) Cortex-M1, in particular, is specifically optimized for FPGAs and is fully compatible with the M0 and M3 instruction set. Download a free evaluation version of the ARM Cortex-M1 today from Arrow.
http://cm.altera.com/g/?BNWZCN15J2:L...PGACENTRAL.COM


New Industrial Reference Platform with Intel Atom Processor and Altera Arria(R) FPGA

Learn how to develop FPGA hardware in conjunction with a x86 CPU platform. MSC/GE-Research's Industrial Reference Platform, which includes technology from Intel and Altera, is a highly scalable and reconfigurable proof-of-concept platform for low-power, high-performance industrial automation applications.
http://cm.altera.com/g/?BNWZCN15J2:Y...PGACENTRAL.COM


Interested in DO-254 Certification?

Altera has a DO-254 certifiable version of the Nios II processor that is available through our partner HCELL Engineering. The NIOS II_SC package was developed to meet DO-254 design assurance levels and also comply with a safety analysis in accordance with Appendix B of the DO-254 certification. Learn more about Altera's D0-254 solutions.
http://cm.altera.com/g/?BNWZCN15J2:G...PGACENTRAL.COM


Design Download Center
-----------------------------------------------------------
Download the Latest Design for the Nios II Embedded Evaluation Kit (NEEK)

Jam to Your Collection of MP3s on the NEEK
Load this new touch-screen MP3 player design, fill your card, and play MP3s right on your NEEK. Hardware and software sources are included.
http://cm.altera.com/g/?BNWZCN15J2:B...PGACENTRAL.COM


Literature & Technical Resources
-----------------------------------------------------------

Application Note: Debugging Nios II Software Using the Lauterbach Debugger

Learn how to debug your Nios II application with the Lauterbach TRACE32 Logic Development System. This set of hardware and software tools provides a powerful mix of features for diagnosing and solving some of the toughest embedded development problems. Download this application note today to see how it's done.
http://cm.altera.com/g/?BNWZCN15J2:V...PGACENTRAL.COM


Webcasts & Training
-----------------------------------------------------------

Raise Your Productivity and Enhance Your Skills Through Training Courses

Altera offers an array of instructor-led training classes in locations around the U.S. Classes specific for embedded design include:
- Designing with the Nios II Processor and SOPC Builder
- Developing Software for the Nios II Processor

http://cm.altera.com/g/?BNWZCN15J2:W...PGACENTRAL.COM


Are You New to FPGAs in the Embedded Space? Get the Embedded Systems Lab

Become a system architect by creating an entire Nios II processor-based system in just three hours or less. This lab is a great tool if you are new to developing embedded systems on FPGAs, and explains not only the "how's" but also the "why's". The lab targets DE1 hardware, but you don't need the hardware to build the lab, only to test it.
http://cm.altera.com/g/?BNWZCN15J2:F...PGACENTRAL.COM

-----------------------------------------------------------

As a subscriber to the Embedded eNewsletter, you will receive a quarterly email newsletter.


To subscribe or unsubscribe from Altera's enewsletters or product announcements, please visit our Email Subscription Center:

http://cm.altera.com/g/?BNWZCN15J2:D...PGACENTRAL.COM

Copyright(C) 1995-2009 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
June Issue: Special Offer on Nios II Embedded Kit & IP Bundles Altera Inside Edge eNewsletter Newsletter 0 06-09-2009 11:06 PM
2nd. CFP - Journal of Systems Architecture - Embedded Software Design(Elsevier) - Special Issue on HARDWARE/SOFTWARE CO-DESIGN Juan A. Gomez-Pulido VHDL 0 05-24-2009 05:14 PM
2nd. CFP - Journal of Systems Architecture - Embedded Software Design(Elsevier) - Special Issue on HARDWARE/SOFTWARE CO-DESIGN Juan A. Gomez-Pulido FPGA 0 05-24-2009 04:53 PM
Embedded World 2009: Antti Brain special issue Antti FPGA 0 03-07-2009 09:54 AM
(OT) Web Hosting Special Offer............ [email protected] Verilog 0 04-14-2005 10:03 AM


All times are GMT +1. The time now is 03:59 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved