FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-18-2009, 06:59 PM
Altera Embedded eNewsletter
Guest
 
Posts: n/a
Default Q1 Issue: Wind River Linux Now Available for the Nios II Processor

To view a web version of this message online, please visit:
http://cm.altera.com/g/?NSACDRPDNL:N....COM,mode:live

Altera's Embedded eNewsletter
Q1 2009
-----------------------------------------------------------

Quarterly Spotlight:

Wind River Linux Now Available for the Nios II Processor

Deploy devices to market easier, faster, and more cost effectively than ever before by integrating a Nios(R) II processor running Wind River Linux in your next FPGA design. Altera has partnered with industry leader Wind River to offer commercial-grade embedded Linux for the world's most widely used soft processor, the Nios II processor.

http://cm.altera.com/g/?NSACDRPDNL:C...PGACENTRAL.COM


Embedded Software & Tools
-----------------------------------------------------------

Save Money on Embedded IP

Get some of the most popular embedded intellectual property (IP) cores and software at a value price of $995. Altera's new Embedded IP Suite bundle includes the Nios II processor, DDR/DDR2 memory controllers, the Triple-Speed Ethernet MegaCore(R) Function, and commercial-grade network stack. This bundle is perfect if you don't yet have a Nios II processor license, or are looking to renew an existing license. Order now to take advantage of the savings.
http://cm.altera.com/g/?NSACDRPDNL:Q...PGACENTRAL.COM


Altera Embedded Systems Development Kit Now Available

Get a jump start on your embedded design with the Altera(R) Embedded Systems Development Kit, Cyclone(R) III Edition. This new kit is a complete development platform for prototyping embedded systems on FPGAs. It features a large Cyclone III device and pre-built processor systems complete with data sheets. Order it today.
http://cm.altera.com/g/?NSACDRPDNL:I...PGACENTRAL.COM


Evaluate Motion Control and Industrial Ethernet With New Development Kit

The MotionFire Development Kit from Arrow Electronics is now available in North America. With a motor, power control module, FPGA board, and a source code motor control reference design, this kit delivers everything a designer needs to evaluate motion control and industrial Ethernet. Buy it today!
http://cm.altera.com/g/?NSACDRPDNL:N...PGACENTRAL.COM


Literature & Technical Resources
-----------------------------------------------------------

App Note: Nios II Compact Configuration - Cyclone III FPGA (PDF)

See how you can reduce costs and simplify your Cyclone III design by eliminating the need for an external configuration controller. This app note discusses how to use a Nios II processor-based configuration system to manage one or more configurations from flash.
http://cm.altera.com/g/?NSACDRPDNL:E...PGACENTRAL.COM


Webcasts & Training
-----------------------------------------------------------

Webcast: Automate System Generation Using SOPC Builder

New to system design with SOPC Builder? Watch this free webcast to learn how the SOPC Builder tool in Quartus(R) II software can shorten systems-on-a-chip development through automation. View today, apply what you've learned, and watch your productivity soar.
http://cm.altera.com/g/?NSACDRPDNL:J...PGACENTRAL.COM


Complimentary ESC Sponsored Sessions for Registered Attendees

Attend Altera's 90-minute sponsored sessions at Embedded Systems Conference Silicon Valley to learn how Altera and Altera's partners can help you accelerate your embedded designs. Presentation and live demonstration topics include:
http://cm.altera.com/g/?NSACDRPDNL:J...PGACENTRAL.COM

Designing Embedded Systems with FPGAs - Presented by Rodney Frazer

March 31: 3:45 pm, Room E
April 1: 2 pm, Room K

Learn how to create embedded systems implemented in programmable logic, and to build a processor-based hardware system and run software on it. See how quick and easy it is to build entire systems using Altera's SOPC Builder tool to configure and integrate hardware IP blocks.


ARM Technologies on Altera FPGAs - Presented by Steven Kravatsky

March 31: 5:30 pm, Room E
April 1: 3:45 pm, Room K

Understand how to embed Cortex-M1 processors in Altera Cyclone III FPGAs, and ARM7/ARM9 processors in Altera Stratix(R) FPGAs and HardCopy(R) ASICs. Learn how you can add a Cortex-M1 processor using SOPC Builder and how Arrow's CLS team can provide you with the IP and services to create production-ready ARM solutions in Stratix and HardCopy devices.


Building Embedded Video Systems with FPGAs - Presented by Suhel Dhanani and Xiaofei Dong

April 1: 8 am, Room K
April 1: 5:30 pm, Room K

Learn the basics of building embedded video systems in programmable logic. Gain a deeper understanding of design methodology, system-level tools, and how using video IP blocks can greatly simplify the design process. See how to build a customizable video system that can be dynamically modified using an embedded processor.
Altera also offers instructor-led training in locations around the U.S.:
- Designing with the Nios II Processor and SOPC Builder
http://cm.altera.com/g/?NSACDRPDNL:K...PGACENTRAL.COM
- Developing Software for the Nios II Processor
http://cm.altera.com/g/?NSACDRPDNL:N...PGACENTRAL.COM


Test Drive Our Latest Design Software at ESC Silicon Valley

March 30 - April 3: Visit Altera at booth #1044 at this year's ESC to learn how we can help you enhance productivity and the quality of your embedded designs. You'll have the opportunity to check out our kits, participate in technical training, ask design specialists your questions, and test drive our latest design software. James Ball, chief architect of the Nios II processor, will be in the Altera booth from 2 pm to 4 pm on Tuesday, March 31.
http://cm.altera.com/g/?NSACDRPDNL:J...PGACENTRAL.COM


Visit the New Nios Community Wiki

The Nios Wiki has moved to its new home at www.nioswiki.com, offering the same great content on a new platform. As always, the wiki continues to provide a place for you to post and edit your own documentation and design examples for the user community. Visit the Nios Wiki at its new home today to learn about embedded design using Nios II processors.
http://cm.altera.com/g/?NSACDRPDNL:U...PGACENTRAL.COM

-----------------------------------------------------------

As a subscriber to the Embedded eNewsletter, you will receive a quarterly email newsletter.


To subscribe or unsubscribe from Altera's enewsletters or product announcements, please visit our Email Subscription Center:

http://cm.altera.com/g/?NSACDRPDNL:D...PGACENTRAL.COM

Copyright(C) 1995-2009 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA

ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS & STRATIX are Reg. U.S. Pat. & Tm. Off. and Altera marks in and outside the U.S.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Import Xilinx SDK Project in Wind River Workbench LilacSkin FPGA 0 09-04-2007 12:51 PM
Tornado, VxWorks, Wind River, ARM, ArmCAD, National Instruments ( N.I. ) programs 2005 -, CDs [email protected] VHDL 0 05-31-2006 10:06 PM
Tornado, VxWorks, Wind River, ARM, ArmCAD, National Instruments ( N.I. ) programs 2005 -, CDs [email protected] FPGA 0 05-31-2006 10:04 PM
VSPWorks v4.5.1 (c) Wind River, visualSTATE v5.0.7.88 (C) IAR, LOGICDESIGN AND VERIFICATION V5.1 (c) CADENCE, other ... TEL FPGA 0 01-08-2004 10:50 PM
VSPWorks v4.5.1 (c) Wind River, visualSTATE v5.0.7.88 (C) IAR, LOGICDESIGN AND VERIFICATION V5.1 (c) CADENCE, other ... TEL DSP 0 01-08-2004 10:12 PM


All times are GMT +1. The time now is 03:31 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved