FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-08-2009, 02:51 AM
Jon McDonald
Guest
 
Posts: n/a
Default Making the Right Architectural Decisions Web Seminar

> WEB SEMINAR

Making the Right Architectural Decisions
Wednesday, May 6
11:00am - 12:00pm PDT

Hello

I would like to invite you to a complimentary web
seminar, "Making the Right Architectural Decisions" on
Wednesday, May 6th from 11:00am to 12:00pm PDT.
Understanding what your system really needs to do
before you build it is fundamental to success in
developing today's complex systems. During the design
processes many decisions need to be made and sometimes
they have dramatic effects on the RTL. In this session
we will walk through a architectural design example to
learn the value of doing system level analysis.

To address these issues system level design techniques
are being used to create Transaction Level Models,
TLMs, of the system that allow designers to make
intelligent decisions between implementation choices
before committing to the architectural choices in an
RTL implementation.

Some of the steps include:

* Creation of a system level transaction model
* Simulation of the TLM to approximate system
processing and traffic
* Debug the platform to achieve confidence that it is
appropriately modeling the system activity
* Analysis of the system to identify bottlenecks and
potential tradeoffs in performance and power
consumption

REGISTER
http://lyris.mentor-info.com/t/10303...52/11859/3370/

Best Regards,

Jon McDonald
Mentor Graphics


> ALSO OF INTEREST


You might also find the following of interest:

* Download a Product Demo
http://lyris.mentor-info.com/t/10303...52/11860/3373/

* Download 'A Scalable Approach for TLM across SystemC
and SystemVerilog' Technical Paper
http://lyris.mentor-info.com/t/10303...52/11861/3374/

* Download 'Hardware/Software Validation with a TLM
Virtual System Prototype' Technical Paper
http://lyris.mentor-info.com/t/10303...52/11862/3375/

-------------------------------------------------------------

If you do not wish to receive future Mentor Graphics
updates, update your subscription at:
http://www.mentor.com/updates/global...l.com&action=r

Mentor Graphics 8005 SW Boeckman Road Wilsonville, OR,
97070, USA
800-547-3000 or 503-685-8000
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Architectural level CMP simulators Koustav FPGA 2 12-31-2007 07:28 PM
what is architectural diffrence between block ram & distributed ram? [email protected] FPGA 1 04-07-2006 03:20 PM
DSP-PC architectural advice needed. soos DSP 4 04-21-2005 07:07 PM
DSP-PC architectural advice needed. soos FPGA 4 04-21-2005 07:07 PM
DSP and communication ports architectural advise needed soos DSP 1 03-15-2005 01:57 PM


All times are GMT +1. The time now is 04:19 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved