FPGA Central

June 2009   

  Xilinx Accelerates Development of Next-Generation Systems with Industry's First Deployment of Targeted Design Platforms
Xilinx® has released Xilinx Base Platforms aimed at accelerating the development of system-on-chip solutions with Xilinx Virtex®-6 and Spartan®-6 FPGAs. This base-level targeted design platform combines the latest 11.2 release of ISE® Design Suite, an expanded intellectual property portfolio, and pre-verified reference designs targeting Virtex-6 or Spartan-6 FPGAs within fully integrated evaluation kits that enable design teams to shorten development cycles and focus engineering resources on creating greater product differentiation. Visit…



  Xilinx Sponsors Peking University-UCLA Joint Research Institute of Science & Engineering
FPGA Journal feature highlights Xilinx Defense-grade Virtex-5Q FPGAs
Blog: Belated Happy 5th Birthday to the Mars Rovers

Virtex FPGAs
Start Your Virtex-6 or Spartan-6 FPGA Design Today with ISE Design Suite 11.2
Experience a complete software flow for the new base-level targeted design platform. All Editions of the ISE® Design Suite include features Xilinx® specifically enhanced for Virtex-6® and Spartan-6® performance including a new VHDL/Verilog Parser for XST, timing analyzer, power optimization and analysis, and ChipScop™ Pro. To learn more, visit…
Design Tools
Multi-threading Support Added in the ISE Design Suite: Logic Edition for Microsoft Windows
To allow users to achieve more turns per day and better explore multiple implementation options for best QoR, the ISE® Design Suite provides support for multi-threaded place and route on both Linux and Microsoft Windows platforms. Version 11.2 of the ISE Design Suite: Logic Edition includes a host of improvements. Keeping your installation up-to-date is the easiest way to ensure optimal design results. Learn more here…
Dual-Core Design Using the ISE Design Suite: Embedded Edition
Users can now create embedded designs with multiple hard and/or soft core processors from within Base System Builder, included with both the Embedded Development Kit (EDK) and the ISE® Design Suite: Embedded Edition. Using Base System Builder, designers have a much more automated way of leveraging multiple processors in their design. Learn more here…
ISE Design Suite: DSP Edition Delivers Improvements in System Generator for DSP
The latest version of ISE® Design Suite: DSP includes a number of improvements to System Generator for DSP, including DDS Compiler 3.0, Divider Generator 3.0, Fast Fourier Transform 7.0, and FIR Compiler 5.0. System Generator for DSP also includes support for MATLAB 2009a, Linux point-to-point Ethernet hardware co-simulation, and integration with the XPower Analyzer. Learn more here…
New Video Demonstration: ISE Power Solution
A new video is available to help you estimate, analyze and optimize power within your design. This 15-minute video demonstration will help you understand how you can better use the features of the ISE® Design Suite to better manage power within your design. To view this video and many more, click here…
On-Demand Webcast: ISE Design Suite 11: the Design Methodology for Targeted Design Platforms
The release of ISE® Design Suite 11 is a major milestone in the delivery of targeted design platforms, enabling simpler and smarter design methodologies for creating FPGA-based system-on-chip solutions targeting a wide variety of markets and applications. This 45-minute webcast will help you understand the latest advances in the ISE Design Suite 11 portfolio of integrated system design tools. View this Webcast now!
Aerospace & Defense
Xilinx Exhibiting at the Nuclear and Space Radiation Effects Conference
Visit Xilinx® at NSREC on July 20-24 at the Hilton Quebec, booth #115 for the latest updates on Xilinx programmable solutions for Space, live demonstrations and product show and tell. To learn more about the Xilinx aerospace and defense portfolio visit... To register for NSREC 2009 visit...
Services, Events & Education
New Webcast: Accelerate System Design Innovation and Slash Infrastructure Development Time with Xilinx Targeted Design Platforms
Learn how the base-level Targeted Design Platforms give designers a boost so they can focus on innovation earlier in the design process and avoid developing from the ground up. This web seminar shows examples of how integrated HW/SW/IP kits and targeted reference designs can increase productivity. Visit…
On-Demand Webinar: Direct Memory Access (DMA) on Xilinx Virtex-6 and Spartan-6 PCI Express
This web seminar shows how Xilinx® offers the key components to take advantage of integrated PCI EXPRESS® block support for increased chip-to-chip bandwidth in Virtex®-6 and Spartan®-6 FPGAs. To view this webinar, visit…
On-Demand Webcast: ISE Design Suite 11: The Design Methodology for Targeted Design Platforms
This on-demand Webcast highlights the ISE® Design Suite 11 as a major milestone in the delivery of Targeted Design Platforms, enabling simpler and smarter design methodologies for creating FPGA-based system-on-chip solutions targeting a wide variety of markets and applications. To view this Webcast now, visit…
On-Demand Webcast: Choosing and Using the Right Transceiver for Serial Interfaces at 3Gbps, 6Gbps, 10Gbps, and Beyond
Learn how to select the proper transceiver for building robust serial interfaces in your next project. In this webcast, we review the capabilities of the 3.125Gpbs GTP transceivers in Spartan®-6 LXT FPGAs, the 6.5Gpbs GTX transceivers in Virtex®-6 LXT and SXT FPGAs, and the 11.2Gpbs GTH transceivers in Virtex-6 HXT FPGAs. Using application examples from the wired telecommunications, wireless infrastructure and audio/video broadcast industries, we explore the issues that designers must consider when choosing a serial I/O-enabled FPGA. We will also discuss how to configure these multi-rate transceivers for reliable implementation of serial links based on key interface standards. To learn more and register for the event, visit…
On-Demand Partner Webinar from Agilent: New Scope Technology Accelerates FPGA Debug
FPGAs have become the centerpiece of digital design. With superior analog, digital and new protocol analysis capabilities, the Infiniium oscilloscope lineup was designed to be the go-to tool for debugging and testing FPGAs. Agilent will show measurement examples using designs that incorporate Xilinx® FPGAs. Register for the Agilent web seminar here…
Spartan-6 and Virtex-6 FPGA Classroom Training Now Available
Start designing with the next generation of Xilinx® FPGAs by attending hands-on, in-depth classroom training. Classes are forming now for the new course, “Designing with the Spartan®-6 and Virtex®-6 Families.” Watch for updates to additional courses next month. Contact your local training provider for dates and availability.
Xilinx Partner Spotlight
Avnet Electronics and Xilinx Announce X-fest - Full Day Technical Seminars Delivered in 36 Cities Worldwide
From October 2009 through February 2010, Avnet and Xilinx® will co-host X-fest events in 36 locations throughout Asia, Europe, North America and Japan. X-fest is a global series of technical seminars offering practical how-to training for designers interested in using the new Spartan®-6 and Virtex®-6 FPGA families from Xilinx. X-fest events will also feature partner exhibits that allow for direct interaction with factory experts eager to share their insights into exciting new products and advanced technologies and to demonstrate the latest development platforms. Read more, learn about the participating partners and register for an event near you!
Impulse Offers Starter Bundle for MicroBlaze DSP-based Video Processing
Impulse Accelerated Technologies is offering a specially priced Impulse C-to-FPGA compiler and HDL generator with platform support and libraries for MicroBlaze PLB and Xilinx® video interfaces. Royalty-free reference designs include an accelerated DSP filter (complex FIR) compatible with all Xilinx Spartan®-based development boards, and an HD video object recognition filter compatible with Xilinx and Avnet Video Starter Kit boards. Visit…
ISE Design Suite 11 Overview and Introduction to PlanAhead Workshop
This half-day class, hosted by Nu Horizons, provides attendees with an overview of the new features in the Xilinx® ISE® Design Suite 11. The presentation includes an overview of the four editions of the ISE Design Suite that Xilinx now offers, as well as changes to licensing, now managed by FLEXnet. Labs will also provide an introduction to the PlanAhead design analysis tool now included in all editions of ISE Design Suite 11. For dates, locations, or to register, click here…
Xilinx Exhibiting at the Nuclear and Space Radiation Effects Conference
Visit Xilinx® at NSREC on July 20-24 at the Hilton Quebec, booth #115, for the latest updates on Xilinx programmable solutions for Space, live demonstrations and product show and tell. To learn more about the Xilinx aerospace and defense portfolio visit... To register for NSREC 2009 visit...
©1994-2009 Xilinx, Inc. All Rights Reserved
Your California Privacy Rights | Xilinx Privacy Statement


This email was sent to newsletter (AT) list (DOT) fpgacentral.com
To no longer receive emails from Xilinx, please click here.

Xilinx, Inc. - 2100 Logic Drive, San Jose, CA 95124-3400 - USA