FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-08-2009, 10:43 PM
Journal Webcasts
Guest
 
Posts: n/a
Default Journal Webcasts - July Monthly Update

Journal Webcasts Monthly Update
















Journal Webcasts Monthly Update - July 2009





Hi, I'm Amelia Dalton, host of Journal Webcasts. This month, we have an exciting lineup of new Chalk Talk webcasts. I talked with experts from several companies and dug up design tips that you won't find anywhere else. Tim Vanevenhoven tells us about saving power in FPGA-based DSP designs, Hement Shah discusses getting your PCB and FPGA design environments to play nicely together, Frank Shirrmeister explains virtual platforms, and Juergen Jaeger chats with me about rapid prototyping. I had a blast making these Chalk Talks, so pull up a browser and join me!

 

NEW! Power Estimation in a High-Level DSP Design Flow. Want your DSP design to consume less power? Join Amelia Dalton as she talks with Tim Vanevenhoven of Xilinx about new methods for estimating and reducing power consumption in FPGA-based DSP designs. (Xilinx)
Click here to view



 



NEW! FPGA - PCB Co-Design Done The Right Way.Join Amelia Dalton as she talks with Hemant Shah of Cadence Design Systems about new ways to manage the complex issues that arise when trying to optimize pin assignments for both FPGAs and PCBs. (Cadence)
Click here to view



 



NEW! Improving Software Development Productivity With Virtual Platforms. Are your SoC and embedded design projects increasingly dominated by software development schedules? Join Amelia Dalton as she talks with Frank Schirrmeister of Synopsys about ways to improve software development productivity using virtual platforms. (Synopsys)
Click here to view



 



NEW! Confirma™: The Next Era in Rapid Prototyping. Are your Struggling with FPGA prototyping boards? Join Amelia Dalton as she talks with Juergen Jaeger of Synopsys about the Next Era of Rapid Prototyping. (Synopsys)
Click here to view



 



 



From Desktop To Target: What You Need From A Development Suite. Is embedded software development and debug a challenge for your team?  Join Amelia Dalton as she chats with Jit Sivalogan of Mentor Graphics about setting up a productive environment for embedded development.
(Mentor Graphics)
Click here to view



 



Simplified Verification of DSP Algorithmns in Hardware. Moving algorithms from MATLAB to FPGAs? Join Amelia Dalton as she explores options for verifying DSP designs implemented in FPGAs with Tim Vanevenhoven from Xilinx. (Xilinx and Nu Horizons)
Click here to view



 



Using Embedded Hypervisors in Mobile Devices. Join Amelia Dalton as she explores the use of embedded hypervisors to create safe and secure software for mobile devices with Rob McCammon of Open Kernel Labs.
(Open Kernel Labs)
Click here to register

NEW! Designing For Low Power With Actel Flash FPGAs
The webcast features: the benefits of flash versus SRAM technologies; an introduction to Actel’s low-power FPGA families; software tools for low-power design; low-power design tricks; hardware for evaluating low-power designs. (Actel)
Click here to view



 



NEW! FPGAs Verifying FPGAs
Advanced FPGAs now require a more rigorous verification approach or designers risk spending months in the lab trying to debug their designs in-system. Learn how Device Native® verification integrates seamlessly with your existing FPGA design tools and delivers significant productivity improvements for verification and debug. (GateRocket)
Click here to view



 



 



Introducing Actel nano FPGAs.
Actel® nano FPGAs go where no FPGA has gone before. With nanoPower, nanoSize, nanoLead-times, nanoTemp, and nanoPrice, IGLOO® nano and ProASIC®3 nano FPGAs bring flashbased advantages to the highvolume, small form factor, portableelectronic device market. View the webcast to learn more. (Actel)
Click here to view



 



Managing the Unmanageable.
Poor quality of results and long runtimes have unfortunately become all too familiar to FPGA designers trying to achieve design closure. Because designs have increased in size and complexity, and devices have grown in capacity and features, FPGA implementation can at times seem daunting. Attend a series of Precision Synthesis webcasts to learn how innovations in FPGA synthesis are helping users manage these seemingly unmanageable challenges. (Mentor Graphics)
Click here to view



 



 





You're receiving this newsletter because you subscribed at one of the websites operated by
techfocus media, inc. If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
All material copyright © 2009 techfocus media, inc. All rights reserved.





Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
IC Journal Update Vol VI no 06 IC Journal Update Newsletter 0 05-12-2009 08:43 PM
IC Journal Update Vol VI no 05 IC Journal Update Newsletter 0 05-06-2009 07:53 PM
IC Journal Update Vol VI no 03 IC Journal Update Newsletter 0 04-21-2009 11:15 PM
IC Journal Update Vol VI no 02 IC Journal Update Newsletter 0 04-15-2009 10:22 PM
IC Journal Update Vol V no 11 IC Journal Update Newsletter 0 03-19-2009 07:52 PM


All times are GMT +1. The time now is 02:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved