FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-08-2009, 07:54 PM
fpga_news@mentor.com
Guest
 
Posts: n/a
Default FPGA eNews - July

Hello

It's coming! This month the biggest EDA tradeshow in the
Americas is happening: DAC 2009. Mentor Graphics will be
presenting a range of solutions at the Design Automation
Conference this year, so be sure to register for our Suite
Sessions.

---------------------------------------------------------

IN THIS ISSUE:

> Technical Publication
> DAC 2009 - Technology Suite Sessions
> ESL Symposium at DAC


---------------------------------------------------------

> Technical Publication


* Making the Case For an Integrated FPGA Design Flow
With the rate of ASIC-to-FPGA conversions continuing
to escalate, choosing the right FPGA design tools can
determine the course and competitiveness of a system
house's entire business. Design teams can select
proprietary solutions, commercial tools, and other
alternatives. Some choices offer short-term cost
advantages, others offer longer-term flexibility. This
paper discusses the pros and cons of the diverse
approaches available today.
http://lyris.mentor-info.com/t/13813...29/12407/3545/

> DAC 2009 - Technology Suite Sessions

July 26-31 - San Francisco, CA

Mentor Graphics, the EDA Technology leader invites you
to booth 3657.

* ESL

- The Art of Architecture Design and Prototyping
- Catapult C Synthesis: Decisive Innovations for Low
Power and Full-chip Synthesis
- Design of Efficient Signal Processing Hardware using
High Level Synthesis (presented by Nitin Chawla,
STMicroelectronics)
- Catapult C User Perspectives, Japanese language
presentation

* FPGA

- Synthesis Unifies an FPGA Design Methodology from
Concept to Layout

* Verification

- OVM: The Methodology Platform
- Low Power SoC Verification with a UPF-based Flow
- SystemVerilog Verification from Requirements to
Coverage Closure

Register today for our limited seating Suite Sessions!
http://lyris.mentor-info.com/t/13813...29/12408/1661/

> ESL Symposium at DAC


* ESL Driving Forces: The Art of Architecture Design and
Verification
July 29 - San Francisco, CA

In the semiconductor industry, companies face daunting
challenges every day. Whether it is adopting new
technologies, targeting emerging end-user markets or
simply delivering on an aggressive product schedule,
the dynamics of this industry come down to embracing
change and innovation. Join us for this insightful
panel discussion on the driving forces in ESL design
moderated by Walden C. Rhines, CEO Mentor Graphics.
Panelists include: Global Unichip, Alan P. Su; Mentor
Graphics, Simon Bloch; ST Microelectronics, Nitin
Chawla; Synopsys, Joachim Kunkel; University of
Tubingen, Germany, Wolfgang Rosenstiel; Xtreme-EDA,
David Black.

Register today to reserve your seat and free lunch!
http://lyris.mentor-info.com/t/13813...29/12409/3534/

Have a friend or colleague that would like this
newsletter?
Feel free to pass it on!

---------------------------------------------------------

Simon Bloch
Vice President and General Manager, DCS Division

Mentor Graphics Corporation
http://lyris.mentor-info.com/t/13813...29/12410/2736/
Email: fpga_news (AT) mentor (DOT) com

---------------------------------------------------------

If you do not wish to receive future FPGA Tech News
updates, please update your subscription at:
http://www.mentor.com/updates/fpgane...l.com&action=r
Mentor Graphics 8005 SW Boeckman Rd, Wilsonville, OR 97070
United States
800-547-3000 or 503-685-8000
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
July issue: Partitioning FPGA Designs for Redundancy and Information Security Altera Webcast & Video eNewsletter Newsletter 0 07-01-2009 06:14 PM
FPGA eNews - June fpga_news@mentor.com Newsletter 0 06-04-2009 07:56 PM
Verification eNews - Intelligent Verification Offers Hope For "Smartening" Up Verification Verification Info Newsletter 0 05-21-2009 09:15 PM
FPGA eNews - May fpga_news@mentor.com Newsletter 0 05-07-2009 12:17 AM
CFP - WASP 2004 - Abstracts due July 1 Scott Mahlke FPGA 0 06-25-2004 04:39 AM


All times are GMT +1. The time now is 05:37 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved