FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-14-2009, 10:55 PM
Simon Bloch
Guest
 
Posts: n/a
Default Catapult C Synthesis Events and Sessions at DAC

DAC 2009

> Mentor Catapult C Suite Sessions - Mentor Graphics Booth

#3567

* Catapult C Synthesis: Decisive Innovations for Low
Power and Full-Chip Synthesis
July 27-30, 11:00am
July 27-29, 3:00pm
Presented by: Thomas Bollaert and Bryan Bowyer, Mentor
Graphics

* Design of Efficient Signal Processing Hardware using
High Level Synthesis
July 28, 4:00pm
Presented by: Nitin Chawla, STMicroelectronics

* Achievements Using C Synthesis for Designs too Complex
to Code Manually
July 28, 9:00am
Presented by: Katsunobu Natori, Hitachi
ommunications

REGISTER:
http://lyris.mentor-info.com/t/14725...52/12435/3526/


> ESL Driving Forces: The Art of Architecture Design and

Verification
Wednesday, July 29
Gateway Ballroom #102

Join us on Wednesday, July 29th from 12:00pm to 2:00pm
for this insightful panel discussion on the driving
forces in ESL.

Moderated by Walden C. Rhines, CEO Mentor Graphics.

Panelists:

* Global Unichip, Alan P. Su
* Mentor Graphics, Simon Bloch
* STMicroelectronics, Nitin Chawla
* Synopsys, Joachim Kunkel
* University of Tubingen, Germany, Wolfgang Rosenstiel
* Xtreme-EDA, David Black

This is a free event so please register today to reserve
your seat and complimentary lunch. There will also be a
Flip minoHD door prize drawing for attendees.

REGISTER:
http://lyris.mentor-info.com/t/14725...52/12436/3534/

-------------------------------------------------------------

If you do not wish to receive future Mentor Graphics
updates, update your subscription at:
http://www.mentor.com/updates/global...l.com&action=r

Mentor Graphics 8005 SW Boeckman Road Wilsonville, OR,
97070, USA
800-547-3000 or 503-685-8000
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Catapult unites algorithmic, control-logic, low-power C synthesis Simon Bloch Newsletter 0 07-01-2009 01:36 AM
VHDL events [email protected] VHDL 4 12-09-2008 09:14 PM
Sequence of events Uwe Bonnes Verilog 2 10-23-2008 11:19 PM
[Fwd: NJ digital media events] Jerry Avins DSP 0 04-04-2005 05:19 AM
Decoding multiple events DW Verilog 3 08-03-2004 07:05 PM


All times are GMT +1. The time now is 03:32 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved