FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > Mailing List > Newsletter

Newsletter Various newsletters related to FPGAs

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-21-2009, 09:49 PM
EDN on FPGAs
Guest
 
Posts: n/a
Default 10G Transceivers, Graphene Memory, PSoC processor Competition, and more!

EDN on FPGAs: Insights for the design engineer A:hover { text-decoration: underline; color: #555299 }

Trouble viewing this email? Click here.
Please add EDN_on_FPGAs (AT) email (DOT) ednmag.com to your address book or approved sender's list to ensure our emails reach your inbox. Click here to learn how or speak to your email/IT administrator.

  September 21, 2009

FREE MAGAZINE SUBSCRIPTION (PRINT OR DIGITAL)





Transceivers support 10G Ethernet
Talk may be cheap, but the GTH transceivers on Xilinx's new HTX FPGAs mean that support for 10-Gbit links is real. Read more >>



Thanks for the carbon memories
An FPGA startup called NuPGA wants to design programmable logic using graphene memory. Maybe it's brilliant differentiation, or maybe it's too unique to go mainstream. Read more >>



The bigger is better debate
Trying to discern when size matters, we explore the issue of what is meant by "equivalent gates," and when those gates are useful. Read more >>



Cypress PSoC adds ARM, and maybe FPGA competition
Cypress Semiconductor says it's new PSoC processors might compete with FPGAs, but maybe the analog standard product companies ought to worry about competition. Read more >>



Prototype boards or substrate, you be the judge
Startup siXis Inc. is bonding FPGAs to a unique substrate to get a "silicon board." Now we have to figure out what that means. Read more >>



Featured Video: FPGA role in the 4G base station
Mark Quartermain of Xilinx explains the role of Long-Term Evolution protocols in the next generation of base stations, and the prototype Xilinx has developed for LTE and 4G. Read more >>











ADVERTISEMENT














ADVERTISEMENT


















FINE PRINT



You are receiving this email because you have requested either an eNewsletter or a magazine from Reed Business Information.

You are currently registered to receive eNewsletters from EDN at: [newsletter (AT) list (DOT) fpgacentral.com]
Unsubscribe from this eNewsletter | Manage Your eNewsletters | Privacy Policy

If this eNewsletter was forwarded to you, please go to our eNewsletter subscription page to sign up for your own copy.

Begin or renew your EDN magazine subscription

Send editorial questions about this eNewsletter to: Gordon Jones
Send advertising questions about this eNewsletter to: Judy Hayes or Laura Lang-Dacus

For additional assistance, contact us by email or at the address below:
EDN, Customer Service, 8878 Barrons Blvd, Highlands Ranch, CO 80129-2345 USA.

Copyright 2009, Reed Business Information, a division of Reed Elsevier, Inc.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is On
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Program Memory Space for Microblaze Processor in Spartan-3A Nauman Mir FPGA 1 08-04-2009 08:03 AM
What's the deal with PSoC programmers? andersod2 FPGA 8 08-08-2008 01:44 PM
modeling connecting Processor with memory Pasacco VHDL 3 06-19-2005 05:18 PM
modeling connecting Processor with memory Pasacco VHDL 0 06-18-2005 03:35 PM
Ml310(xc2vp30) with ppc 405,multi processor share memory? stella FPGA 2 02-25-2005 12:08 PM


All times are GMT +1. The time now is 03:48 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved