FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Xilinx Virtex 5 ISERDES vs ISERDES_NODELAY: which is better for DDR?

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

11-20-2007, 04:50 PM

Barry

Guest

Posts: n/a

Xilinx Virtex 5 ISERDES vs ISERDES_NODELAY: which is better for DDR?

The Virtex 5 Library has two design elements for the ISERDES. The
ISERDES_NODELAY obviously does not include the delay element, but it
has another difference. It has a secondary clock input (CLKB) that is
not included in the ISERDES. CLKB is supposed to receive the inverted
CLK for DDR mode.

So I don't understand the difference - why doesn't ISERDES also have
the CLKB input, and which is better to use for DDR mode?

TIA,
Barry

Bookmarks

« EDK 9.2 and virtex 2 devices | Virtex5 Evaluation Board »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
What is LatticeSC implementation of Virtex-4 ISERDES and OSERDES	Netoko Young	FPGA	0	06-15-2007 01:09 AM
Virtex-4 ISERDES and ADS527X ADCs	Sean Durkin	FPGA	25	02-22-2006 05:36 AM
Xilinx ISERDES Q1 issues	Brad Smallridge	FPGA	2	02-10-2006 01:21 AM
Xilinx V4 ISERDES problem	Brad Smallridge	FPGA	2	12-05-2005 09:18 PM
Xilinx ISERDES	Brad Smallridge	FPGA	11	11-04-2005 03:29 PM

All times are GMT +1. The time now is 04:15 AM.