FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Xilinx mb-gcc, linker scripts and splitting Object-file sections

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

05-26-2004, 12:38 PM

Ruediger Scheidig

Guest

Posts: n/a

Xilinx mb-gcc, linker scripts and splitting Object-file sections

Hi,

actually I try to link the various object-file sections of my code in
separate memory regions (using mb-gcc and a linker script, output:
*.elf). Now, every memory region has 8 kB of adress space, so it is a
non-contigueous memory.

If i try to link, the .text section does not fit to 8kB. Is there any
chance to tell the linker:
hey, put the first 8kB of .text section in memory region A (the first
8kB) and the rest of it in memory region B?

Regards,
Ruediger

Bookmarks

« Creating Orcad symbol for FPGA with large pin counts | SystemC book »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Regression Scripts	[email protected]	Verilog	3	04-07-2008 04:02 PM
splitting the signals	faz	Verilog	1	02-26-2008 08:18 PM
Use a variable index to assign sections of a bus	bl	Verilog	1	10-21-2005 05:36 PM
what are scripts	mohammed rafi	Verilog	3	07-22-2004 05:57 PM

All times are GMT +1. The time now is 03:54 AM.