FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-02-2007, 02:20 PM
[email protected]
Guest
 
Posts: n/a
Default Xilinx ISE + Multi CPU setup?

Does Xilinx ISE benefit from Multi CPU setups?
Like offered by AMD Athlon64 X2, AMD Opteron, Intel Core2Duo etc..?

Also would AMD AM2 socket + 800MHz DDR2 be really benefitial compared to
non DDR2 motherboards?

Reply With Quote
  #2 (permalink)  
Old 07-02-2007, 02:24 PM
[email protected]
Guest
 
Posts: n/a
Default Re: Xilinx ISE + Multi CPU setup?

[email protected]d wrote:
>Does Xilinx ISE benefit from Multi CPU setups?
>Like offered by AMD Athlon64 X2, AMD Opteron, Intel Core2Duo etc..?


>Also would AMD AM2 socket + 800MHz DDR2 be really benefitial compared to
>non DDR2 motherboards?


Curious on the linux version of ise.

Reply With Quote
  #3 (permalink)  
Old 07-03-2007, 02:17 AM
Matthieu
Guest
 
Posts: n/a
Default Re: Xilinx ISE + Multi CPU setup?

[email protected]d wrote:
> Does Xilinx ISE benefit from Multi CPU setups?
> Like offered by AMD Athlon64 X2, AMD Opteron, Intel Core2Duo etc..?
>
> Also would AMD AM2 socket + 800MHz DDR2 be really benefitial compared to
> non DDR2 motherboards?
>


A multi-core or multi-CPU setup isn't going to run ISE faster (AFAIK),
but your computer will still be a lot more responsive while running CPU
intensive tasks.

However ISE will run faster with CPUs featuring 4 MB L2 cache, such as
th mid/high-end Intel Core2 Duo CPUs (if I recall correctly models
E6320, E6420, E6600 and higher).
Reply With Quote
  #4 (permalink)  
Old 07-03-2007, 09:37 AM
Martin Thompson
Guest
 
Posts: n/a
Default Re: Xilinx ISE + Multi CPU setup?

Matthieu <[email protected]> writes:

> However ISE will run faster with CPUs featuring 4 MB L2 cache, such as
> th mid/high-end Intel Core2 Duo CPUs (if I recall correctly models
> E6320, E6420, E6600 and higher).


To give you a single data point, my MAP/PAR time reduced by about
20% when i went from a 2MB Core2Duo (E6400?) to 4MB (E6600) at the same clock
speed (2.4GHz).

BTW, going to the 2MB Core2Duo from my previous 3GHz P4 halved the time!

Cheers,
Martin

--
[email protected]
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.net/electronics.html
Reply With Quote
  #5 (permalink)  
Old 07-03-2007, 10:58 AM
[email protected]
Guest
 
Posts: n/a
Default Re: Xilinx ISE + Multi CPU setup?

In article <[email protected]> you wrote:
>Matthieu <[email protected]> writes:


>> However ISE will run faster with CPUs featuring 4 MB L2 cache, such as
>> th mid/high-end Intel Core2 Duo CPUs (if I recall correctly models
>> E6320, E6420, E6600 and higher).


>To give you a single data point, my MAP/PAR time reduced by about
>20% when i went from a 2MB Core2Duo (E6400?) to 4MB (E6600) at the same clock
>speed (2.4GHz).


>BTW, going to the 2MB Core2Duo from my previous 3GHz P4 halved the time!


Unfortunly the Intel Core2Duo seems to have both security & integrity
problems:
http://www.buildyourown.org.uk/forum...topic_ID=25527
marc.info/index.html?l=openbsd-misc&m=118296441702631

When loading data from L1 cache it will occasionally have stale data.

Any tip on a AMD cpu that will perform?

Reply With Quote
  #6 (permalink)  
Old 07-03-2007, 04:59 PM
Martin Thompson
Guest
 
Posts: n/a
Default Re: Xilinx ISE + Multi CPU setup?

[email protected]d writes:

> In article <[email protected]> you wrote:
>>Matthieu <[email protected]> writes:

>
>>> However ISE will run faster with CPUs featuring 4 MB L2 cache, such as
>>> th mid/high-end Intel Core2 Duo CPUs (if I recall correctly models
>>> E6320, E6420, E6600 and higher).

>
>>To give you a single data point, my MAP/PAR time reduced by about
>>20% when i went from a 2MB Core2Duo (E6400?) to 4MB (E6600) at the same clock
>>speed (2.4GHz).

>
>>BTW, going to the 2MB Core2Duo from my previous 3GHz P4 halved the time!

>
> Unfortunly the Intel Core2Duo seems to have both security & integrity
> problems:
> http://www.buildyourown.org.uk/forum...topic_ID=25527
> marc.info/index.html?l=openbsd-misc&m=118296441702631
>
> When loading data from L1 cache it will occasionally have stale data.
>


It looks like it could occasionally get it's cache wrong. Very
occasionally - "not been seen in commercial systems".

> Any tip on a AMD cpu that will perform?
>


Not that is guaranteed errata-free :-)

Just get
1) a big cache
2) Low latency main memory...
3) ... and lots of it

Cheers,
Martin

--
[email protected]
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.conekt.net/electronics.html
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx BUFGMUX Setup Time requirement clarification needed Uwe Bonnes FPGA 3 06-30-2006 05:05 PM
How to set Xilinx compiling parameters to get PCI setup time right [email protected] FPGA 3 01-18-2006 06:19 PM
XILINX BlockRAM setuphold violation (setup) problems HELP! Heiner Litz FPGA 1 11-16-2005 07:17 PM
Verifying multi-cyclicity of multi-cycle paths PO Laprise FPGA 1 04-02-2004 10:57 PM


All times are GMT +1. The time now is 01:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved