FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-10-2005, 05:54 PM
Antti Lukats
Guest
 
Posts: n/a
Default Xilinx Forge compiler is discontinued ??

hi

anybody knows where did the download for Forge compiler evaluation disappear
at www.xilinx.com ???

there are still forums about Forge at Xilinx.com but the no links to the
product at all, whats happening ?

Antti


Reply With Quote
  #2 (permalink)  
Old 08-11-2005, 10:57 AM
Antti Lukats
Guest
 
Posts: n/a
Default Re: Xilinx Forge compiler is discontinued ??

"Antti Lukats" <[email protected]> schrieb im Newsbeitrag
news:ddd82c$emr$05$[email protected]..
> hi
>
> anybody knows where did the download for Forge compiler evaluation

disappear
> at www.xilinx.com ???
>
> there are still forums about Forge at Xilinx.com but the no links to the
> product at all, whats happening ?
>
> Antti
>
>


As of email dated yesterday Xilinx has confirmed that Forge is no longer
available.
eg FORGE is DEAD. Confirmed.

Antti
PS I wonder why Xilinx did purchase LavaLogic in the first place?
just to kill their product? well there are questions I dont have answers for



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
VCS and 4.1.1 compiler paz Verilog 2 02-20-2007 06:09 PM
how to use GCC compiler Athena FPGA 2 06-02-2005 05:44 AM
Design Compiler and Xilinx-Libs - Possible ? Andreas Baenisch FPGA 0 03-03-2005 12:12 AM
Xilinx : Memory-Compiler for DDR-1 Thorsten Brandt FPGA 0 10-10-2004 02:43 PM
Re: What's the difference between HDL Compiler(Presto Verilog) & HDL Compiler for Verilog? Richard Iachetta Verilog 0 07-24-2003 10:56 PM


All times are GMT +1. The time now is 01:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved