FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-22-2006, 01:48 PM
[email protected]
Guest
 
Posts: n/a
Default Xilinx EDK - using EMC with Intel Strata Flash - assistance needed

Hello i am quite new to EDK world... .
I am using a microblaze which works on 90Mhz clk. In my design there is
an OPB also 90 Mhz. I would like to use the Exrnal Memory controler in
order to read data from a single Intel Strata flash (8 bits depth) 40
Mhz. In the EMC pdf there is an example includes EMC and flash. The
example is not so clear- how do i synchronize the EMC(90 Mhz) with the
Flash (40Mhz)? How do I connect the data lines to the OPB i understand
there is a little endian, big endian proble?

thanks in advance

Guy Zur.

Reply With Quote
  #2 (permalink)  
Old 11-23-2006, 09:19 AM
[email protected]
Guest
 
Posts: n/a
Default Re: Xilinx EDK - using EMC with Intel Strata Flash - assistance needed


[email protected] yazdi:
> Hello i am quite new to EDK world... .
> I am using a microblaze which works on 90Mhz clk. In my design there is
> an OPB also 90 Mhz. I would like to use the Exrnal Memory controler in
> order to read data from a single Intel Strata flash (8 bits depth) 40
> Mhz. In the EMC pdf there is an example includes EMC and flash. The
> example is not so clear- how do i synchronize the EMC(90 Mhz) with the
> Flash (40Mhz)? How do I connect the data lines to the OPB i understand
> there is a little endian, big endian proble?
>
> thanks in advance
>
> Guy Zur.


Hello,
You can configure the IP so can change speed. Right click on the IP
name and Config IP from pop-up menu and System tab.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Conversion from VERILOG READMEMB to INTEL HEX [email protected] Verilog 2 05-11-2008 06:28 AM
How many clocks are needed for a fastest ADD instruction of latest Intel CPU Weng Tianxiang FPGA 5 10-21-2006 08:39 PM
ISE On Intel Mac Joseph Samson FPGA 2 10-17-2006 12:32 PM
CPU86 (Intel 8086) VHDL now available (thanks to HT-LAB !) Antti Lukats FPGA 11 01-04-2006 05:44 PM
Xilinx Block RAM - initializing with Intel Hex-File Udo FPGA 1 11-10-2005 02:14 PM


All times are GMT +1. The time now is 03:49 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved