FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 12-02-2007, 03:09 AM
fl
Guest
 
Posts: n/a
Default What option can change the path sign "\" in Quartus ?

Hi,
I find a strange problem relating to Quartus 7.2 and Modelsim 6.1g,
web edition. For functional simulation, all is OK. For timing
simulation, the component cannot be recognized by the testbench
routine. I notice that in the work lib of Modelsim, the path sign is
"\", not the same with the other's "/".
Such as:

C:\altera\72\qdesigns\...

It should be:
C:/altera/72/qdesigns/...


I cannot find any menu to change the option in both Quartus and
Modelsim. Could you tell me that? Thanks a lot.
Reply With Quote
  #2 (permalink)  
Old 12-02-2007, 03:30 AM
fl
Guest
 
Posts: n/a
Default Re: What option can change the path sign "\" in Quartus ?

On 1 déc, 21:09, fl <rxjw...@gmail.com> wrote:
> Hi,
> I find a strange problem relating to Quartus 7.2 and Modelsim 6.1g,
> web edition. For functional simulation, all is OK. For timing
> simulation, the component cannot be recognized by the testbench
> routine. I notice that in the work lib of Modelsim, the path sign is
> "\", not the same with the other's "/".
> Such as:
>
> C:\altera\72\qdesigns\...
>
> It should be:
> C:/altera/72/qdesigns/...
>
> I cannot find any menu to change the option in both Quartus and
> Modelsim. Could you tell me that? Thanks a lot.


Hi,
Further infomation about the problem. When I recompile the file, the
result is correct. And its command is like the following:

vcom -93 -work work C:/altera/72/qdesigns/vhdlQadd/simulation/modelsim/
addp.vho

I find the .do file generated by Quartus 7.2 has the problem command
line:
vcom -93 -work work {addp.vho}

It does not give the full path of addp.vho. Could you tell me where to
set it correct, in Quartus or Modelsim? Thank you very much.
Reply With Quote
  #3 (permalink)  
Old 12-02-2007, 10:19 AM
cms
Guest
 
Posts: n/a
Default Re: What option can change the path sign "\" in Quartus ?

On Dec 2, 5:30 am, fl <rxjw...@gmail.com> wrote:
> On 1 déc, 21:09, fl <rxjw...@gmail.com> wrote:
>
> > Hi,
> > I find a strange problem relating to Quartus 7.2 and Modelsim 6.1g,
> > web edition. For functional simulation, all is OK. For timing
> > simulation, the component cannot be recognized by the testbench
> > routine. I notice that in the work lib of Modelsim, the path sign is
> > "\", not the same with the other's "/".
> > Such as:

>
> > C:\altera\72\qdesigns\...

>
> > It should be:
> > C:/altera/72/qdesigns/...

>
> > I cannot find any menu to change the option in both Quartus and
> > Modelsim. Could you tell me that? Thanks a lot.

>
> Hi,
> Further infomation about the problem. When I recompile the file, the
> result is correct. And its command is like the following:
>
> vcom -93 -work work C:/altera/72/qdesigns/vhdlQadd/simulation/modelsim/
> addp.vho
>
> I find the .do file generated by Quartus 7.2 has the problem command
> line:
> vcom -93 -work work {addp.vho}
>
> It does not give the full path of addp.vho. Could you tell me where to
> set it correct, in Quartus or Modelsim? Thank you very much.


Reply With Quote
  #4 (permalink)  
Old 12-02-2007, 10:19 AM
cms
Guest
 
Posts: n/a
Default Re: What option can change the path sign "\" in Quartus ?

On Dec 2, 5:30 am, fl <rxjw...@gmail.com> wrote:


"\" has caused a great deal of confusion

ModelSim uses Tcl Command Syntax there backslash "\" symbol means
backslash substitution. If you wanna got to path "C:\altera\72\qdesigns
\..."
you should type C:\\altera\\72\qdesigns\\... or C:/altera/72/
qdesigns/... or { C:\altera\72\qdesigns\... }.
Backslash substitution is not performed on words enclosed in braces,
except for backslash-newline.

RTFM: Tcl and Macros (DO Files) > Tcl Command Syntax

Digitally yours,
Michael Tsvetkov
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
EDK =>"Virtex4_PPC_Example_9_1" on ubuntu, not able to change LEDs blinking through minicom hyperterminal N.V. Chandramouli FPGA 0 08-04-2007 08:42 PM
EDK =>"Virtex4_PPC_Example_9_1" on ubuntu, not able to change LEDs blinking through minicom hyperterminal N.V. Chandramouli FPGA 0 08-04-2007 08:34 PM
question regarding "Add I/O buffers" option - SOS Vladislav Muravin FPGA 2 06-17-2005 03:22 PM
How to change "X" to "0" or "1" (VHDL) ? Vakaras FPGA 8 09-29-2003 05:02 PM


All times are GMT +1. The time now is 02:50 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved