 |
FPGA CentralWorld's 1st FPGA Portal |
|
|
01-29-2004, 05:36 PM
|
|||
|
|||
Re: what is back annotation
During a non-deterministic process step information is generated. This
information is usually the result of implementation in some step of the FPGA (usually timing, sometimes labels or logic). This added information may be used in a previously created step (ie simulation) . The information is "back-annotated" and this information makes the simulation (in this case) more accurate. "Raghavendra" <[email protected]> wrote in message news:1776d[email protected] m... > Hi All, > Please anyone explain in detail about back annotation. > Thanks in advance+regards, > Raghavendra 
|
 |
| Bookmarks |
| Thread Tools | |
| Display Modes | |
Linear Mode
|
|
Similar Threads
|
||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| sdf annotation | [email protected] | Verilog | 1 | 11-16-2005 10:11 AM |
| Interconnect delay annotation in VerilogXL | Pankaj Golani | Verilog | 0 | 10-16-2004 12:15 AM |
| SDF Error: IOPATH annotation | Kumar | Verilog | 0 | 06-18-2004 06:27 PM |
| delay annotation | Manjunath Bhat | Verilog | 0 | 05-06-2004 01:53 AM |
All times are GMT +1. The time now is 03:06 AM.
