FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 04-07-2006, 02:31 PM
[email protected]
Guest
 
Posts: n/a
Default what is architectural diffrence between block ram & distributed ram?

what is architectural diffrence between block ram & distributed ram?

Reply With Quote
  #2 (permalink)  
Old 04-07-2006, 03:20 PM
John_H
Guest
 
Posts: n/a
Default Re: what is architectural diffrence between block ram & distributedram?

[email protected] wrote:
> what is architectural diffrence between block ram & distributed ram?


BlockRAM is a dedicated bloack of memory, each either 4 kbit or 18 kbit
in size debending on the Xilinx device. Distributed "CLB SelectRAM"
memory is implemented in the look-up tables in the FPGA logic fabric.
The data sheet gives a clear explanation of both.

Happy reading!
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Block vs. Distributed RAMs [email protected] FPGA 1 02-14-2006 12:07 PM
Software tools for architectural diagrams and for timing diagram entry? Telenochek FPGA 3 09-17-2005 10:01 PM
DSP-PC architectural advice needed. soos FPGA 4 04-21-2005 07:07 PM
Combining Distributed RAM and Block RAM Muthu FPGA 1 07-02-2003 09:00 PM


All times are GMT +1. The time now is 03:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved