FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 10-15-2003, 01:02 AM
SneakerNet
Guest
 
Posts: n/a
Default USB Core (Japanese Version) Revisited ;o(

Hi All

Has anyone got this going fully (using the VB code from the site)? I'm still
stuck *wawawa*
Pls reply to this post..
Thanks ppl

Cheers


Reply With Quote
  #2 (permalink)  
Old 10-15-2003, 01:00 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: USB Core (Japanese Version) Revisited ;o(

"SneakerNet" <[email protected]> wrote in message news:<Qf%ib.178724$[email protected]>...
> Hi All
>
> Has anyone got this going fully (using the VB code from the site)? I'm still
> stuck *wawawa*
> Pls reply to this post..


how far did you get?
is the USB device enumerated?

I only did verify that the synthesis is ok 'out of box' so I assume the
the VB project should also be OK, but I had no reasons to check the
project in more detail.

antti
Reply With Quote
  #3 (permalink)  
Old 10-15-2003, 10:20 PM
SneakerNet
Guest
 
Posts: n/a
Default Re: USB Core (Japanese Version) Revisited ;o(

"Antti Lukats" <[email protected]> wrote in message
news:[email protected] om...
> "SneakerNet" <[email protected]> wrote in message

news:<Qf%ib.178724$[email protected]>...
> > Hi All
> >
> > Has anyone got this going fully (using the VB code from the site)? I'm

still
> > stuck *wawawa*
> > Pls reply to this post..

>
> how far did you get?
> is the USB device enumerated?
>
> I only did verify that the synthesis is ok 'out of box' so I assume the
> the VB project should also be OK, but I had no reasons to check the
> project in more detail.
>
> antti


Hi Antti

1. Japanese Version USB
* VHDL code => I agree with you on this. I adapted the code from his site
for Altera Cyclone chip and did the pin assignments, assigned some of the
outputs to leds (where would we be without LEDs) and uploaded the program.
The code was doing something. This was futher verified when I plugged the
usb cable in the pc and the light pattern changed for about a sec. it was
like pc was trying to communicate and tell pc what driver to use, but
because no drivers are loaded, the original led sequence resumed (meaning
still waiting for a valid connection).
* VB Code => First I thought that this would be a straight process, however
when running the vb program it doesn't seem to be doing anything as the vb
program keeps reporting that no device found. So what i did was i went back
to the site and asked one of our team members to translate the whole
japanese stuff (http://member.nifty.ne.jp/fpga/freeip/usb/) into english.
When this was done, i read the stuff atleast 10 times. one of the paras
after traslation is as follows (PS: If you want a copy of full translation,
just reply back to this post. I'll post it - it's a professional translation
as we have a translations manager in our company):
"In order to test its operation, I simply changed to a Morphy Planning
USB-I0 on the hardware. I have not completed the application software yet.
It is a VB extra, but the functionality is inadequate. When I have more
time, I will work more on this."

This got me thinking.. So I did a search on Morphy Planning USB-IO and i
came across this site (http://csx.jp/~fex/usbio/index-en.html and
http://www.morphyplanning.co.jp/). I went back to the original page of the
usb (http://member.nifty.ne.jp/fpga/freeip/usb/) and if you look carefully
at the pic on that site you will notice that the person is using a micro
(right hand side half way thr the board). So it looks like the person has
used some extra hardware to connect the pc to fpga. This is verified by the
fact that if you go to this site (http://csx.jp/~fex/usbio/spec-en.html) and
if you open the vb program, you will see ditto commands being used, so dat's
verfied.

So the bottom line is that extra hardware is still required to write to usb
and the fact i can't seem to find out what chip is being used on micr
planning usb-io site as i can't find any schematic, etc.. So i'm stuck.

2. Opencores v1.1 usb_phy and PDIUSBP11A transcever chip.
As i'm stuck with the japanese version, I started building the circuit for
this version. So lets see how this goes. I'm sure this will work though once
again how do I acess the usb through windows. I'll need help again.

I hope I have been able to explain what I have investigated. So what do you
say Antti?
Pls Advice

Regards ;o)




Reply With Quote
  #4 (permalink)  
Old 10-16-2003, 08:29 AM
Antti Lukats
Guest
 
Posts: n/a
Default Re: USB Core (Japanese Version) Revisited ;o(

"SneakerNet" <[email protected]> wrote in message news:<x_hjb.179653$[email protected]>...
> "Antti Lukats" <[email protected]> wrote in message
> news:[email protected] om...
> > "SneakerNet" <[email protected]> wrote in message

> news:<Qf%ib.178724$[email protected]>...
> > > Hi All
> > >
> > > Has anyone got this going fully (using the VB code from the site)? I'm

[snip]
1 englsish translation please post or send per email [email protected]
2 sorry if the japanese version doesnt work together with the VB code,
I did not check for that, only assumed.

Q: When you plugin the device windows does show a popup?
Q: the leds on the hardware indicate what usb activity?
Q: you connected (the japanese version) usb DP/DM directly to altera fpga?

using opencores USB 1.1: it works out of box (for xilinx) you need to
grab some additional cores from CVS then it is completer.

opencores usb1.1 enumerates as usb device (with no microcontroller) but
it does act as USB HID device so you can not use VB code to talk to it
(at least without Windriver or something alike)

if you have working hardware (connection from cyclone to usb connector)
then you dont have to use USB11T1A just adopt the philio.v from japanese
and connect it between the opencores PHY and usb connector. minor
adoption may be required.

if you made the japanese version to synthesize for altera is possible
to get access to that modified code?

hope it was of some help!

antti
Reply With Quote
  #5 (permalink)  
Old 10-16-2003, 09:07 PM
SneakerNet
Guest
 
Posts: n/a
Default Re: USB Core (Japanese Version) Revisited ;o(


"Antti Lukats" <[email protected]> wrote in message
news:[email protected] om...
> "SneakerNet" <[email protected]> wrote in message

news:<x_hjb.179653$[email protected]>...
> > "Antti Lukats" <[email protected]> wrote in message
> > news:[email protected] om...
> > > "SneakerNet" <[email protected]> wrote in message

> > news:<Qf%ib.178724$[email protected]>...
> > > > Hi All
> > > >
> > > > Has anyone got this going fully (using the VB code from the site)?

I'm
> [snip]
> 1 englsish translation please post or send per email [email protected]
> 2 sorry if the japanese version doesnt work together with the VB code,
> I did not check for that, only assumed.
>
> Q: When you plugin the device windows does show a popup?
> Q: the leds on the hardware indicate what usb activity?
> Q: you connected (the japanese version) usb DP/DM directly to altera fpga?
>
> using opencores USB 1.1: it works out of box (for xilinx) you need to
> grab some additional cores from CVS then it is completer.
>
> opencores usb1.1 enumerates as usb device (with no microcontroller) but
> it does act as USB HID device so you can not use VB code to talk to it
> (at least without Windriver or something alike)
>
> if you have working hardware (connection from cyclone to usb connector)
> then you dont have to use USB11T1A just adopt the philio.v from japanese
> and connect it between the opencores PHY and usb connector. minor
> adoption may be required.
>
> if you made the japanese version to synthesize for altera is possible
> to get access to that modified code?
>
> hope it was of some help!
>
> antti


Hi Antti
I have sent you a email at [email protected]
Pls read

Cheers


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Graphics rendering revisited Vinh Pham FPGA 14 10-14-2003 11:54 PM
USB Core (Japanese Version) SneakerNet FPGA 15 10-02-2003 02:57 AM


All times are GMT +1. The time now is 02:15 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved