FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-19-2009, 02:09 PM
Potxoka
Guest
 
Posts: n/a
Default Update code in board

Hi,

I am currently doing a design with an FPGA to control a bus signal in
a control board industry. What the board can be updated easily by the
client and can be adapted to different teams. By this I mean that you
can turn on or off certain signals, as well as for other industrial
board, has a different processing of signals. I used the FPGA flash y
not ICSP.

What if someone can help me and explain how this could involve, for
example depending on which data you enter in a flash, the circuit
makes a different treatment of data bus. If such boards used for a
signal to some other individual, depending on industrial machinery.
Planned to implement some core microprocessor in the FPGA and the
flash is stored in the program for this microprocessor, but I find it
laborious and not know whether this task can be performed more easily.
¿Implementing a CPU as I have said?. ¿Structure of data in flash and
an interpreter in the FPGA? Any ideas?. Thank you.

Greetings
Antony
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
UPDATE: HSMC General Purpose Interface Board, example FPGA design and Excel interface Nial Stewart FPGA 0 01-07-2009 06:29 PM
Update Picoblaze Code in Bitstream Michael Dreschmann FPGA 7 05-16-2005 04:49 AM
Test the code on FPGA Board... [email protected] FPGA 2 05-11-2005 04:18 PM
Pbl uploading code on a Spartan II board Fargo FPGA 1 02-29-2004 09:25 AM
Code for accessing CF cards on Cyclone dev.board Jeroen FPGA 2 11-14-2003 04:18 AM


All times are GMT +1. The time now is 01:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved