FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-17-2007, 01:29 PM
Pablo
Guest
 
Posts: n/a
Default Unisim versus Virtex2 Xilinx Library

Hi,

I have seen a piece of code in which there is elements such as FDP,
BUFG and DCM. This code is to get different clocks from internal
reference clock. I have simulated this but I cannot. These elements
uses virtex2.FDP, virtex2.BUFG, ... so library virtex2 is used. My
board is Virtex II Pro, so could I use this library?. I suppose that
yes.

My question is about unisim and virtex2. Are these libraries similar?.
Virtex2 is obsolete and now everyone use unisim.

Best Regards

Pablo

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Xilinx versus Elixent; other radically different concepts? John Savard FPGA 5 05-12-2005 09:38 AM
FPGA Advantage and Xilinx Specific Libs (like Unisim) Mike Delaney FPGA 0 11-02-2004 09:56 PM
Unisim Library Mohamed Elnamaky FPGA 3 09-07-2004 12:38 AM
Xilinx ISE 4.2 Unisim Block RAM bug? Kevin Brace FPGA 2 02-20-2004 06:16 AM


All times are GMT +1. The time now is 02:05 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved