FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 03-08-2005, 02:48 PM
praveen
Guest
 
Posts: n/a
Default Trace length from FPGA to USB PHY

Hello guys,
I wanted to know far i can keep by USB PHY from USB core (inside the
fpga) so that i am within the USB standard???? how do i
calculate the maximum trace length from fpga to Usb PHY.

Thanks in advance
Regards
Praveen
Reply With Quote
  #2 (permalink)  
Old 05-01-2005, 12:16 AM
John M
Guest
 
Posts: n/a
Default Re: Trace length from FPGA to USB PHY

There are no USB specs on the distance between a PHY and its controller.
You need to meet the specs of the PHY manufacturer. There are specs that
relate to the traces from the PHY to the USB connector.

Marc Reinig
UCO, Lick Observatory
Laboratory for Adaptive Optics

"praveen" <[email protected]> wrote in message
news:[email protected] om...
> Hello guys,
> I wanted to know far i can keep by USB PHY from USB core (inside the
> fpga) so that i am within the USB standard???? how do i
> calculate the maximum trace length from fpga to Usb PHY.
>
> Thanks in advance
> Regards
> Praveen



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
A free graphical netlist trace and modification tool [email protected] Verilog 1 05-12-2005 07:28 PM
Simvision, how do I move up & down a signal trace? mk Verilog 2 03-24-2005 06:34 AM
Quartus II: trace emrah FPGA 6 11-28-2004 10:54 PM
Virtex-E power trace Stefan Tillich FPGA 3 08-08-2003 06:29 PM


All times are GMT +1. The time now is 04:09 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved