FPGA Central

Hi All,

I'm looking for a tool, or a method to convert the ISE project into a
makefile, which I could run remotely without X connection.
The only thing I've foond is: http://www.xess.com/appnotes/makefile.html
However I don't now if it works with ISE 9.1.
Could anybody share some experiences?
--
TIA & Regards,
Wojtek Zabolotny
[email protected]

On 2007-03-25, Wojciech Zabolotny <[email protected]> wrote:
> Hi All,
>
> I'm looking for a tool, or a method to convert the ISE project into a
> makefile, which I could run remotely without X connection.
> The only thing I've foond is: http://www.xess.com/appnotes/makefile.html
> However I don't now if it works with ISE 9.1.
> Could anybody share some experiences?

I don't think there is such a tool available, (especially not since they changed
their project file to binary...) but writing your own Makefile
is not that hard if you don't worry too much about dependencies.

There was a thread about this some time ago on this newsgroup and some
scripts were posted. The scripts I posted are available on my
homepage at http://www.da.isy.liu.se/~ehliar/stuff/

I would recommend starting with xil_synt_test.sh if you are not that
interested in dependencies since it is quite straightforward.

Just edit it to set what part you are using and then run it with
xil_synt_test.sh yourtoplevel.v yourucffile.ucf the.v rest.v of.v\
your.v design.v files.v

This script works with ISE 7.1, 8.1, 8.2 and 9.1 as far as I know.

/Andreas

Wojciech Zabolotny wrote:
> Hi All,
>
> I'm looking for a tool, or a method to convert the ISE project into a
> makefile, which I could run remotely without X connection.
> The only thing I've foond is: http://www.xess.com/appnotes/makefile.html
> However I don't now if it works with ISE 9.1.
> Could anybody share some experiences?

You can use the makefile to compile your designs with ISE 9.1. You have
to do the following:

1) In xilinx_rules.mk, change the line
PROJNAV_DIR ?= __projnav
to
PROJNAV_DIR ?= .

2) Create a makefile in your ISE 9.1 project directory that contains
this line:
include xilinx_rules.mk

3) In your project directory, you can rebuild your bitstream with the
command:
make bit PART=xc3s1000-4-ft256
(You have to explicitly specify the part name because we can't get this
information anymore from the non-ASCII .ise project file.)

I tested this and it works for me. Maybe it will work for you.