FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-26-2008, 12:38 PM
[email protected]
Guest
 
Posts: n/a
Default SYSACE problems on ML402 (virtex 4)

Hi all,
I'm working on a self reconfigurating system on ml402 (a virtex 4 sx35
device). I tested all bitstreams, full and partial, and they work
fine. The problems come when I try to make a self reconfiguration
loading bitstreams stored in CF. I successfully generated the
system.ace file and I put it on the CF with a partial bitstream. I set
the M2:M0 pin to 111 and the selector to SYSACE (also the persist bit
option is set correctly). When I turn on the board it loads the
system.ace file and configure the system that works fine. The done led
is turned on, but also the error led is turned on and the system can't
open the partial bitstream from CF. I tried to put some other types of
files on CF and make a C code to open and read them, but the result is
the same: done led turned on (system configured), and error led turned
on. Through serial the program says me that it can't open files
because it can't find them.
Has anyone any suggestion? Has anyone successfully reconfigured a
virtex device through hwicap and CF?
I'd really appreciate your help. Thanks.

Regards,

Paolo Furia
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
sysace and high capacity CF [email protected] FPGA 0 05-07-2007 06:49 PM
Xilinx ML402 Virtex-4 Eval kit - I2C Bus [email protected] FPGA 1 02-20-2007 09:14 PM
Help with SysAce CF Prithvi Shyam Bhargava FPGA 0 10-25-2006 12:28 AM
virtex-II problems ed FPGA 2 12-30-2003 10:32 PM


All times are GMT +1. The time now is 04:29 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved