FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-01-2004, 08:26 PM
M.Randelzhofer
Guest
 
Posts: n/a
Default SPARTANII pinout table mysteries ???

Hi ng,

i try to understand the Xilinx Spartan2 pinout data sheet.
Some VCCO's at different banks have the same pin number.

See:
http://direct.xilinx.com/bvdocs/publ...ns/ds001_4.pdf

E.g. XC2S100-TQ144 pin16 or pin53 and many others.

The mistakes are so regularly, that i wonder if i miss anything here...

Thanks for any eye openings.

MIKE



Reply With Quote
  #2 (permalink)  
Old 08-01-2004, 08:49 PM
Leon Heller
Guest
 
Posts: n/a
Default Re: SPARTANII pinout table mysteries ???

"M.Randelzhofer" <[email protected]> wrote in message
news:[email protected]..
> Hi ng,
>
> i try to understand the Xilinx Spartan2 pinout data sheet.
> Some VCCO's at different banks have the same pin number.
>
> See:
> http://direct.xilinx.com/bvdocs/publ...ns/ds001_4.pdf
>
> E.g. XC2S100-TQ144 pin16 or pin53 and many others.
>
> The mistakes are so regularly, that i wonder if i miss anything here...
>
> Thanks for any eye openings.


I raised this with Xilinx some time ago and was told that it's intentional -
something to do with getting all the packages in the same table. You should
see that for the packages with more pins, they have two pins, one for each
bank. IIRC you use the first of the banks, where they are duplicated for the
same pin. For instance, for the XC2S15 in the VQ100 package, P26 is Vcco for
bank 6, but for the TQ144, P106 is Vcco for bank 6 and P107 is Vcco for bank
5. They really ought to add an explanatory note, as it's rather confusing.

Leon


Reply With Quote
  #3 (permalink)  
Old 08-02-2004, 12:02 AM
Kevin White
Guest
 
Posts: n/a
Default Re: SPARTANII pinout table mysteries ???

"M.Randelzhofer" <[email protected]> wrote in message news:<[email protected]>...
> Hi ng,
>
> i try to understand the Xilinx Spartan2 pinout data sheet.
> Some VCCO's at different banks have the same pin number.
>
> See:
> http://direct.xilinx.com/bvdocs/publ...ns/ds001_4.pdf
>
> E.g. XC2S100-TQ144 pin16 or pin53 and many others.
>
> The mistakes are so regularly, that i wonder if i miss anything here...
>
> Thanks for any eye openings.
>
> MIKE


Mike,

They are not mistakes - they just mean that those pins supply power to
both banks. On the larger packages there are enough pins to have more
pins and give better flexibility.

They could do with describing it better but they do mention it in the
document http://www.xilinx.com/bvdocs/publications/ds001_2.pdf on page
36.

kevin
Reply With Quote
  #4 (permalink)  
Old 08-02-2004, 09:07 PM
www.amontec.com
Guest
 
Posts: n/a
Default Re: SPARTANII pinout table mysteries ???

M.Randelzhofer wrote:
> Hi ng,
>
> i try to understand the Xilinx Spartan2 pinout data sheet.
> Some VCCO's at different banks have the same pin number.
>
> See:
> http://direct.xilinx.com/bvdocs/publ...ns/ds001_4.pdf
>
> E.g. XC2S100-TQ144 pin16 or pin53 and many others.
>
> The mistakes are so regularly, that i wonder if i miss anything here...
>
> Thanks for any eye openings.
>
> MIKE
>
>
>

It is just to have the same table for all the package.

Laurent
www.amontec.com

Reply With Quote
  #5 (permalink)  
Old 08-02-2004, 10:17 PM
Peter Alfke
Guest
 
Posts: n/a
Default Re: SPARTANII pinout table mysteries ???

I have asked my friends in Spartan-land to add a sentence at the bottom of
the pin-out table explaining this "pin-economy" trick.
One redundant sentence can save a lot of irritation...
Peter Alfke

Reply With Quote
  #6 (permalink)  
Old 08-03-2004, 07:54 AM
www.amontec.com
Guest
 
Posts: n/a
Default Re: SPARTANII pinout table mysteries ???

Peter Alfke wrote:
> I have asked my friends in Spartan-land to add a sentence at the bottom of
> the pin-out table explaining this "pin-economy" trick.
> One redundant sentence can save a lot of irritation...
> Peter Alfke
>

Thanks Peter

Larry

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Fast Carry Chains in Xilinx SpartanII FPGA's A Beaujean FPGA 4 04-30-2004 05:19 PM
FPGA pinout alphaboran FPGA 1 04-05-2004 11:40 AM


All times are GMT +1. The time now is 04:30 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved