FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-08-2004, 10:37 PM
xilinx_user
Guest
 
Posts: n/a
Default Spartan 3 reverse recovery time

I want to use the Spartan 3 in a "5V tolerant" mode, and will use a
series resistor to limit the reverse current to under 1 ma (this is
fairly arbitrary; the current can be further limited.)

The question I want to ask, therefore, is what is the magnitude of the
reverse recovery time. Are the numbers know for this?
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
diode recovery time for Spartan 3 xilinx_user FPGA 1 11-08-2004 10:22 PM
Spartan-3 VCCIO ramp up time Kolja Sulimma FPGA 27 10-01-2004 09:12 AM
multiplier,CLK-insufficient RECOVERY time after async CLEAR ranbow FPGA 7 12-19-2003 09:30 PM


All times are GMT +1. The time now is 04:26 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved