FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-29-2009, 12:47 PM
Uwe Bonnes
Guest
 
Posts: n/a
Default SP601 HDL source files available?

Hello,

in quest for the HDL source files for the Spartan 6 SP601 Demo board and
application, all I find is
http://forums.xilinx.com/xlnx/board/...thread.id=3844

> BTW, the design files are 'Coming Soon'....


Some zip files are available at

http://www.xilinx.com/products/board...ce_designs.htm

but they contain very few .v files.

This seems not enough to rebuild (and later adapt) the Ethernet/DSP
application delivered with the board. Even not to bebuild the build-in self
test...

Any news about those HDL files?

Thanks
--
Uwe Bonnes [email protected]

Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Reply With Quote
  #2 (permalink)  
Old 09-29-2009, 06:45 PM
[email protected]
Guest
 
Posts: n/a
Default Re: SP601 HDL source files available?

On Sep 29, 1:47*pm, Uwe Bonnes <b...@elektron.ikp.physik.tu-
darmstadt.de> wrote:
> Hello,
>
> in quest for the HDL source files for the Spartan 6 SP601 Demo board and
> application, all I find ishttp://forums.xilinx.com/xlnx/board/message?board.id=Spartan&thread.i...
>
> > BTW, the design files are 'Coming Soon'....

>
> Some zip files are available at
>
> http://www.xilinx.com/products/board...ce_designs.htm
>
> but they contain very few .v files.
>
> This seems not enough to rebuild (and later adapt) the Ethernet/DSP
> application delivered with the board. Even not to bebuild the build-in self
> test...
>
> Any news about those HDL files?
>
> Thanks
> --
> Uwe Bonnes * * * * * * * *b...@elektron.ikp.physik.tu-darmstadt.de
>
> Institut fuer Kernphysik *Schlossgartenstrasse 9 *64289 Darmstadt
> --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------


rdf0015.zip
includes all files needed for the rebuild, but you need EDK of course

Antti

Reply With Quote
  #3 (permalink)  
Old 09-29-2009, 07:02 PM
[email protected]
Guest
 
Posts: n/a
Default Re: SP601 HDL source files available?

On Sep 29, 1:47*pm, Uwe Bonnes <b...@elektron.ikp.physik.tu-
darmstadt.de> wrote:
> Hello,
>
> in quest for the HDL source files for the Spartan 6 SP601 Demo board and
> application, all I find ishttp://forums.xilinx.com/xlnx/board/message?board.id=Spartan&thread.i...
>
> > BTW, the design files are 'Coming Soon'....

>
> Some zip files are available at
>
> http://www.xilinx.com/products/board...ce_designs.htm
>
> but they contain very few .v files.
>
> This seems not enough to rebuild (and later adapt) the Ethernet/DSP
> application delivered with the board. Even not to bebuild the build-in self
> test...
>
> Any news about those HDL files?
>
> Thanks
> --
> Uwe Bonnes * * * * * * * *b...@elektron.ikp.physik.tu-darmstadt.de
>
> Institut fuer Kernphysik *Schlossgartenstrasse 9 *64289 Darmstadt
> --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------


hm i guess you did mean rdf0003.zip
Xilinx is bullshitting again, i would say, there is documentation how
to use the BSRD
BIT file, but no source code.

to Xilinx: NO ONE who is buying SP601 or any other Xilinx board is
interested to
check out if Xilinx supplied BIT files work or not.
Xilinx has todo in house testing, clients can expect it has done, so
there is no
need the customers verify that using the BIT files.

the customers NEED the reference desing SOURCE files, if those are
not available, may as well take the SP601 and try its flying
capabilities.

probably its just a small delay, but hey the boards are out, so should
be refernece designs as well?

Antti

Reply With Quote
  #4 (permalink)  
Old 09-30-2009, 05:19 AM
Ed McGettigan
Guest
 
Posts: n/a
Default Re: SP601 HDL source files available?

On Sep 29, 10:02*am, "Antti.Luk...@googlemail.com"
<antti.luk...@googlemail.com> wrote:
> On Sep 29, 1:47*pm, Uwe Bonnes <b...@elektron.ikp.physik.tu-
>
>
>
>
>
> darmstadt.de> wrote:
> > Hello,

>
> > in quest for the HDL source files for the Spartan 6 SP601 Demo board and
> > application, all I find ishttp://forums.xilinx.com/xlnx/board/message?board.id=Spartan&thread.i...

>
> > > BTW, the design files are 'Coming Soon'....

>
> > Some zip files are available at

>
> >http://www.xilinx.com/products/board...ce_designs.htm

>
> > but they contain very few .v files.

>
> > This seems not enough to rebuild (and later adapt) the Ethernet/DSP
> > application delivered with the board. Even not to bebuild the build-in self
> > test...

>
> > Any news about those HDL files?

>
> > Thanks
> > --
> > Uwe Bonnes * * * * * * * *b...@elektron.ikp.physik.tu-darmstadt.de

>
> > Institut fuer Kernphysik *Schlossgartenstrasse 9 *64289 Darmstadt
> > --------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------

>
> hm i guess you did mean rdf0003.zip
> Xilinx is bullshitting again, i would say, there is documentation how
> to use the BSRD
> BIT file, but no source code.
>
> to Xilinx: NO ONE who is buying SP601 or any other Xilinx board is
> interested to
> check out if Xilinx supplied BIT files work or not.
> Xilinx has todo in house testing, clients can expect it has done, so
> there is no
> need the customers verify that using the BIT files.
>
> the customers NEED the reference desing SOURCE files, if those are
> not available, may as well take the SP601 and try its flying
> capabilities.
>
> probably its just a small delay, but hey the boards are out, so should
> be refernece designs as well?
>
> Antti- Hide quoted text -
>
> - Show quoted text -


These files should have been posted online shortly after the release
of 11.3. I will look into this and get these up there.

Ed McGettigan
--
Xilinx Inc.
Reply With Quote
  #5 (permalink)  
Old 10-07-2009, 02:08 PM
Uwe Bonnes
Guest
 
Posts: n/a
Default Re: SP601 HDL source files available?

Ed McGettigan <[email protected]> wrote:
....
> These files should have been posted online shortly after the release
> of 11.3. I will look into this and get these up there.


Any news about your effort?

Thanks
--
Uwe Bonnes [email protected]

Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Reply With Quote
  #6 (permalink)  
Old 11-03-2009, 02:40 PM
Uwe Bonnes
Guest
 
Posts: n/a
Default Re: SP601 HDL source files available?

Some weeks ago I asked about the availability of the Source Files for the
Image processing example on the Xilinx Spartan6 SP601 demoboard.
What happened?

The file rdf0003.zip on
http://www.xilinx.com/products/board...ce_designs.htm
was silently exchanged and grew from 1.4 MByte to over 17.5 MByte
and now contains the full fledge project!

So anybody also in quest for the sources should download rdf0003.zip again.

Some note on the webpage about the update would have made things much
clearer!
--
Uwe Bonnes [email protected]

Institut fuer Kernphysik Schlossgartenstrasse 9 64289 Darmstadt
--------- Tel. 06151 162516 -------- Fax. 06151 164321 ----------
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Convert Schematic Files (.sch) to Verilog Files (.v) for simulation in ModelSim [email protected] FPGA 11 07-14-2007 12:33 PM
Using version control for Xilinx 8.1i ISE projects and source files Jim FPGA 3 06-02-2006 06:02 AM
jhdlbits: source files phoenix FPGA 0 05-10-2006 11:03 AM
JTAG programming: JAM files versus ISC (IEEE1532) files [email protected] FPGA 4 06-17-2005 01:02 AM
Altera MAX2 optimized serial RISC interim source code files released Antti Lukats FPGA 0 03-29-2005 06:27 PM


All times are GMT +1. The time now is 04:38 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved