FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-04-2009, 04:24 PM
pini_1234
Guest
 
Posts: n/a
Default simulation model for Delta FREESCALE MPC5553

Anybody knows a vendor for verilog/vhdl/system C simulation model for Delta FREESCALE MPC5553.
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
CPU Model for Co-simulation akineko FPGA 2 10-16-2008 01:10 PM
CPU Model for Co-simulation akineko Verilog 1 10-13-2008 04:16 PM
Debug monitor for Freescale MPC5200 Didi FPGA 0 04-16-2007 10:08 PM
C++ Model of Delta-Sigma Modulator is Available for Download lemon@arithmetic.stanford.edu DSP 0 10-29-2004 12:17 AM
Delta Count Overflow in Simulation Isaac VHDL 2 08-18-2003 10:57 AM


All times are GMT +1. The time now is 12:27 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2010, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved