FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 07-03-2009, 05:08 AM
cool.rezaul
Guest
 
Posts: n/a
Default SDRAM problem

Hi I am using Kingston 512MB SDRAM for my XUP virtex 2 pro developmen
board. I am working on image filtering where I have to transfer the imag
file to the SDRAM and then filter it by bring the data to the BRAM's. I a
struck off into following steps:

1. How can I send a whole image file to the SDRAM. I can put some data o
the SDRAM using the EDK C code which is as follows

#define XPS_MEM_RAM 0x60000000 // this was the starting address of th
SDRAM as
//provided by the EDK when I added it to m
system
Xuint32 *RAM;
RAM=XPS_MEM_RAM;
RAM[i]=0x12345678;

but how to send a full file... Also I am not sure whether the procedure
followed is completely correct???

2.How can i bring my data(which is in SDRAM) to the BRAM. Can i add BRA
to my EDK system as i added SDRAM... If so how??? I also tried to acces
the SDRAM with VHDL code but it was quiet complicated. I also heard abou
SDRAM controller but didn't found any for my SDRAM.

Please suggest me something for any of the two problems.


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
problem in interfacing with SDRAM controller Amirtham FPGA 0 11-08-2006 06:09 AM
SDRAM Reading problem raju_lingala FPGA 0 02-20-2006 09:02 PM
Problem with writing to sdram blackfin DSP 0 08-16-2005 04:53 PM
[HELP] BF533 with SDRAM booting problem qhe DSP 1 08-09-2005 05:34 AM
SDRAM Controller timing problem etrac FPGA 10 01-21-2004 07:02 PM


All times are GMT +1. The time now is 12:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved