FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 02-08-2005, 03:58 AM
sg
Guest
 
Posts: n/a
Default SATA and RocketIO

Has anyone had any sucess in using RocketIO from Virtez 2 or Virtex 4
for Serial ATA applications? From the information collected on various
news groups and web sites, my understanding is SATA OOB cannot be done
using RocketIO in Virtex 2s. Did any one try Virtex 4s?

What is the comment from FPGA gurus out there?

- sg

Reply With Quote
  #2 (permalink)  
Old 02-08-2005, 05:52 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: SATA and RocketIO

it can be done with v2pro, there are some tricks though

I have tested this as a working solution with real sata chips on memec VP20 board, sata cable to SMA and OOB sequence all passed ok

Antti
Reply With Quote
  #3 (permalink)  
Old 02-09-2005, 09:50 AM
sg
Guest
 
Posts: n/a
Default Re: SATA and RocketIO

Hi Antti,

Can you share those tricks with the group?

-sg


Antti Lukats wrote:
> it can be done with v2pro, there are some tricks though
>
> I have tested this as a working solution with real sata chips on

memec VP20 board, sata cable to SMA and OOB sequence all passed ok
>
> Antti


Reply With Quote
  #4 (permalink)  
Old 02-09-2005, 09:55 AM
Antti Lukats
Guest
 
Posts: n/a
Default Re: SATA and RocketIO


"sg" <[email protected]> schrieb im Newsbeitrag
news:[email protected] oups.com...
> Hi Antti,
>
> Can you share those tricks with the group?


I think I have done that sooome time ago, but I had to reformat the HD on
openchip server so the files are not accessible.

basically there are 2 possibilities
1) small external circuitry, requires 1 regular IO pin from FPGA this is
Xilinx solution, please contact Xilinx for details.
2) my solution, OK to use for development at least, no external hardware,
tested with real V2Pro and real SATA chip

so my trick is that use 2 MGT RX from one and TX from the other. and using
POWERDOWN to turn of the transmitter as the powerdon on-off delay are not
equal the SATA OOB transmit timing has the pre-adjusted to get the required
chirp timing in the output stream. In the receive section there a specially
developed for MGT squelch detector, thats a bit magic too as the MGT
receiver when not seing proper inpout (eg during SATA OOB) has weird repeat
noise pattern (repeating over 4 bits) this has to cancelled in order to
properly and reliably detect the incomign OOB

detailed enough?

Antti


Reply With Quote
  #5 (permalink)  
Old 02-14-2005, 05:22 AM
Ajith
Guest
 
Posts: n/a
Default Re: SATA and RocketIO

Antti,
I am interested in your solution to the problem of using SATA on
V2Pro. I still don't understand how the receive takes place. Did you
use an external ckt to detect the OOB ? If not, how did you achieve
the cancellation of the repeated noise patterns ?
It would be great help if you could share the files on the
openchip server again.
Thanks
Ajith

"Antti Lukats" <[email protected]> wrote in message news:<cucjbe$1c8$01$[email protected]>...
> "sg" <[email protected]> schrieb im Newsbeitrag
> news:[email protected] oups.com...
> > Hi Antti,
> >
> > Can you share those tricks with the group?

>
> I think I have done that sooome time ago, but I had to reformat the HD on
> openchip server so the files are not accessible.
>
> basically there are 2 possibilities
> 1) small external circuitry, requires 1 regular IO pin from FPGA this is
> Xilinx solution, please contact Xilinx for details.
> 2) my solution, OK to use for development at least, no external hardware,
> tested with real V2Pro and real SATA chip
>
> so my trick is that use 2 MGT RX from one and TX from the other. and using
> POWERDOWN to turn of the transmitter as the powerdon on-off delay are not
> equal the SATA OOB transmit timing has the pre-adjusted to get the required
> chirp timing in the output stream. In the receive section there a specially
> developed for MGT squelch detector, thats a bit magic too as the MGT
> receiver when not seing proper inpout (eg during SATA OOB) has weird repeat
> noise pattern (repeating over 4 bits) this has to cancelled in order to
> properly and reliably detect the incomign OOB
>
> detailed enough?
>
> Antti

Reply With Quote
  #6 (permalink)  
Old 02-14-2005, 01:40 PM
Antti Lukats
Guest
 
Posts: n/a
Default Re: SATA and RocketIO

"Ajith" <[email protected]> schrieb im Newsbeitrag
news:[email protected] om...
> Antti,
> I am interested in your solution to the problem of using SATA on
> V2Pro. I still don't understand how the receive takes place. Did you
> use an external ckt to detect the OOB ? If not, how did you achieve
> the cancellation of the repeated noise patterns ?


OOB detect is sure possible without external circuitry
basically COMMADETECT should assert on the chirps
but we did see actual capture of OOB chirps where the
COMMADETECT was not always asserted ,
the digital squelch solution was still working

its the basic problem of detecting silence (eg open input
of MGT) from non silence.

open MGT input is not silence and not constant on the
MGT RXDATA pins ! so some decision logic is required

our work was internal was proof of concept mostly, succesful
though to show that the MGT OOB is doable and does
work with real SATA silicon

> It would be great help if you could share the files on the
> openchip server again.


those files have actually never been publicly available, published was only
chipscope capture around the OOB sequence,

Antti


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
SATA/SAS designs with FPGA Purvesh FPGA 3 12-30-2004 09:10 AM
RocketIO success? Paul Smith FPGA 12 12-04-2004 10:10 PM
Student SATA project Varnavi FPGA 4 10-13-2004 05:23 PM
modelsim and rocketio shalini FPGA 2 09-03-2004 02:49 PM
RocketIO evaluation Timothy Campbell FPGA 3 01-24-2004 07:51 AM


All times are GMT +1. The time now is 12:54 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved