FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 11-11-2004, 08:34 AM
Quinn Johnson
Guest
 
Posts: n/a
Default Rocket IOs and Infiniband protocol

Dear newsgroup readers,

I am currently trying to set up an Infiniband protocol on a Virtex 2 Pro.
Therefore I use the dedicated multi gigabit transceivers (Rocket I/O s). My
problem is that after finishing the link layer and testing the
implementation in serial loopback mode I always get the error message from
my testbench program that the synchronization gets lost.
I already worked on several "standard" implementations and I often
encountered false descriptions in the standard paper. Since the
implementation is exactly based on the "Infiniband Architecture
Specification Release 1.1" I wonder if there is already a mistake in the
description? Or maybe there is another point that is not obvious I just
overlooked?
I would like to share my experience and knowledge with other developers who
are also familiar with the Infiniband protocoll and its implementation to
solve my problem. Any help is appreciated.

Regards, Quinn


Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
regarding Open core protocol(OCP) [email protected] Verilog 0 03-09-2006 08:17 AM
Infiniband via RocketIOs (RocketIO, Rocket IO) on Virtex 2 (Virtex2, Virtex II, Virtex-II) Bruce FPGA 2 08-16-2004 05:26 AM
Infiniband Bruce FPGA 1 08-13-2004 05:18 PM
pci protocol analyzer Chad Bearden FPGA 1 10-18-2003 08:22 PM


All times are GMT +1. The time now is 02:37 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved