FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
RLC, extraction, and file formats

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

08-28-2006, 03:02 AM

Austin Lesea

Guest

Posts: n/a

RLC, extraction, and file formats

http://www.xilinx.com/bvdocs/userguides/ug112.pdf

May be useful for those who are curious about our modeling our packages.

For full E&M models (complete geometric stackup, etc.) please work with
your local FAE.

Austin

Bookmarks

« ask for help about routing/unrouting problems in jbits2.8,thanks | FFT : XK_INDEX »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
[XST] FSM extraction question	Tim Verstraete	FPGA	4	09-09-2005 09:32 AM
Simulation Data extraction	vikramts	Verilog	8	02-04-2005 04:29 AM
Would flash/antifuse-based vendors be more likely to disclosebitstream formats?	Adam Megacz	FPGA	10	09-29-2004 10:07 AM
FPGA CAD researchers: documentation, APIs, file formats & tutorials for academics to interface to Quartus	Vaughn Betz	FPGA	1	01-13-2004 12:22 AM

All times are GMT +1. The time now is 02:19 AM.