FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Recover back up

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

04-20-2005, 01:37 AM

recover back up

Guest

Posts: n/a

Recover back up

Hi, When you open a 6.1 project in ISE 7.1, it asked if you want to convert, and it will make a back up for you. So now if you have the back up, how do you open the back up file in 6.1? Thanks, AL

Bookmarks

« Spartan 3E availability | Linux, ISE 7.1, problems, problems, problems .... »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
Recover FPGA Verilog or VHDL source from .SOF file	highwayismyway	FPGA	4	02-15-2010 11:08 PM
DCM recover after interruption of input clock	wolfgang	FPGA	3	11-05-2003 12:19 AM

All times are GMT +1. The time now is 01:10 AM.