FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-05-2003, 06:00 AM
Hal Murray
Guest
 
Posts: n/a
Default Re: Tiny TCP/IP stack and tiny MAC controller on FPGA for direct download to S(D)RAM memory

>The other thing is that networking switches employ hardware lookup
>(using CAM) to decide which port an incoming network frame should go out.
>A router could probably use a similar scheme to route a packet,
>avoiding a routing table in software(software means slow.)


How does that table/CAM get initialized?

I'd suggest putting hacks like that on the back burner until the
initial code is working.

--
The suespammers.org mail server is located in California. So are all my
other mailboxes. Please do not send unsolicited bulk e-mail or unsolicited
commercial e-mail to my suespammers.org address or any of my other addresses.
These are my opinions, not necessarily my employer's. I hate spam.

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Re: Tiny TCP/IP stack and tiny MAC controller on FPGA for direct download to S(D)RAM memory Jesse Kempa FPGA 0 08-04-2003 06:54 PM


All times are GMT +1. The time now is 03:24 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved