FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-20-2009, 07:33 PM
Benjamin Krill
Guest
 
Posts: n/a
Default Re: TimingAnalyzer is now freeware

Hi Dan,


> > > Developing professional GUIs is very time consuming for me. This has
> > > been my bottleneck with the program all along. With a command line
> > > interface, you will execute a script and in one window, and view and
> > > edit and print the timing diagram shown in another window. Like
> > > Matlab interface.


This descriptions sounds somehow like a program I used some time ago. Of
course not with the analyzing options you have implemented in your
TimingAnalyzer tool.

http://drawtiming.sourceforge.net/

cheers
ben

Reply With Quote
  #2 (permalink)  
Old 06-20-2009, 07:51 PM
chewie
Guest
 
Posts: n/a
Default Re: TimingAnalyzer is now freeware

On Jun 20, 1:33*pm, Benjamin Krill <b...@codiert.org> wrote:
> Hi Dan,
>
> > > > Developing professional GUIs is very time consuming for me. *Thishas
> > > > been my bottleneck with the program all along. *With a command line
> > > > interface, *you will execute a script and in one window, *and view and
> > > > edit and print the timing diagram shown in another window. * Like
> > > > Matlab interface.

>
> This descriptions sounds somehow like a program I used some time ago. Of
> course not with the analyzing options you have implemented in your
> TimingAnalyzer tool.
>
> http://drawtiming.sourceforge.net/
>
> cheers
> *ben



Hi ben,

I did see that before and that is similar but my approach will be much
more
higher level thus easier.

For example:

micro = m68000()
micro.write(add, data, wait_states)
micro.read(add, wait_states).

or

add_clock(......)
add_signal(.....)
add_delay(......)
add_constraint(.....)
add_or_gate(....)
add_and_gate(....)
add_counter(....)
add_clock_jitter(.....)

analyze_clock_domains(.....)
analyze_worst_case_timings(....)
analyze_best_case_timings.

read_vcd(....)
vcd_2_timing_diagram(.....)
create_testvectors(.....)
create_testbench(....)


A lot of these functions are built into the program now so its a
matter of converting them java to python. I won't have to spend most
of the time getting the user interface to look good and be friendly.
If this is made an open source project, I would hope that others
would help with the development and new features and bug fixes will
happen very quickly.

-Dan




Reply With Quote
  #3 (permalink)  
Old 06-21-2009, 03:37 AM
OutputLogic
Guest
 
Posts: n/a
Default Re: TimingAnalyzer is now freeware

On Jun 20, 10:51*am, chewie <timinganaly...@gmail.com> wrote:
> On Jun 20, 1:33*pm, Benjamin Krill <b...@codiert.org> wrote:
>
>
>
>
>
> > Hi Dan,

>
> > > > > Developing professional GUIs is very time consuming for me. *This has
> > > > > been my bottleneck with the program all along. *With a command line
> > > > > interface, *you will execute a script and in one window, *andview and
> > > > > edit and print the timing diagram shown in another window. * Like
> > > > > Matlab interface.

>
> > This descriptions sounds somehow like a program I used some time ago. Of
> > course not with the analyzing options you have implemented in your
> > TimingAnalyzer tool.

>
> >http://drawtiming.sourceforge.net/

>
> > cheers
> > *ben

>
> Hi ben,
>
> I did see that before and that is similar but my approach will be much
> more
> higher level thus easier.
>
> For example:
>
> micro = m68000()
> micro.write(add, data, wait_states)
> micro.read(add, wait_states).
>
> or
>
> add_clock(......)
> add_signal(.....)
> add_delay(......)
> add_constraint(.....)
> add_or_gate(....)
> add_and_gate(....)
> add_counter(....)
> add_clock_jitter(.....)
>
> analyze_clock_domains(.....)
> analyze_worst_case_timings(....)
> analyze_best_case_timings.
>
> read_vcd(....)
> vcd_2_timing_diagram(.....)
> create_testvectors(.....)
> create_testbench(....)
>
> A lot of these functions are built into the program now so its a
> matter of converting them java to python. *I won't have to spend most
> of the time getting the user interface to look good and be friendly.
> If this is made an open source project, *I would hope that others
> would help with the development and new features and bug fixes will
> happen very quickly.
>
> -Dan



I agree. This could grow into a quite useful tool.

- outputlogic

http://outputlogic.com
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
TimingAnalyzer is now freeware timinganalyzer FPGA 5 07-06-2009 07:14 PM
TimingAnalyzer is now freeware timinganalyzer Verilog 5 07-06-2009 07:14 PM
TimingAnalyzer is now freeware timinganalyzer VHDL 5 07-06-2009 07:14 PM
Freeware request Roger Bourne DSP 11 03-21-2006 02:00 PM
Freeware request Roger Bourne FPGA 0 03-17-2006 05:19 PM


All times are GMT +1. The time now is 02:35 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved