FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-02-2003, 09:59 PM
Andrey Likholit
Guest
 
Posts: n/a
Default Re: Input comparator

Hi Luiz,
I'll try to comment.

> The manual says:
> Vout = low, if Vin <= Vref - 0.5
> Vout = high, if Vin >= Vref + 0.5
> But, what does hapen if Vin=Vref+0.1?

I see other numbers in document "Spartan-IIC and Switching
Characteristics" (table on pg.3).
Inequations should be as following:
Vout = low, if Vin <= Vref - 0.1
Vout = high, if Vin >= Vref + 0.1(volts, here and below)

> Does Vout still go high?

Suppose Vin=Vref+0.02 in your question to match corrected inequations.
Vout will not go high. As you are breaking the logical input level
requirements hence the input buffer will behave like non-linear
differential amplifier (so it is always possible to find such Vin
value on DC input-to-output transfer curve that Vout will stand
between Vhigh and Vlow,
say Vout=(Vhigh+Vlow)/2+Voffset and this point will be stable if Vin
is stable).

> I think this is related to the metastability problem, but I preferred
> to start a new thread.

I don't think this is about metastability unless you bring positive
feedback to input buffer.

This is only my opinion, I can't verify it with measurements,
unfortunately.

Regards,
Andrey
Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
How is the input transition time used in calculating input delays ?? Rajat Mitra Verilog 2 10-13-2005 05:51 AM
Re: Input comparator Luiz Carlos FPGA 10 09-04-2003 11:21 PM


All times are GMT +1. The time now is 03:03 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved