FPGA Central

World's 1st FPGA Portal

		FPGA Groups > NewsGroup > FPGA
Question about SERR of Xilinx PCIE core.

FPGA comp.arch.fpga newsgroup (usenet)

LinkBack

Thread Tools

Display Modes

#1 (permalink)

05-29-2009, 04:22 PM

Rebecca

Guest

Posts: n/a

Question about SERR of Xilinx PCIE core.

Hello, I am using the embedded PCIe block in Xilinx V5LX110T. The
wrapper is generated by pcie_blk_plus_v1.10, which includes some block
mems and support read/write to the mem.
I changed the UCF file to match our board. PC can detect the board and
it can be read/written. It seems working except the lspci -vv always
shows the SERR+ in the status report.
It has bothered me many days.
Any idea and recommendation are appreciated.

Thank you very much.
Rebbecca

Bookmarks

« ISE USB Slave Parallel programming | When is it to generate transparent latch or usual combinationallogic? »

Thread Tools
Show Printable Version Email this Page
Display Modes
Linear Mode Switch to Hybrid Mode Switch to Threaded Mode

Posting Rules
You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Trackbacks are On Pingbacks are On Refbacks are On Forum Rules

Similar Threads
Thread	Thread Starter	Forum	Replies	Last Post
PCIe question	[email protected]	FPGA	9	09-02-2007 03:14 PM
Xilinx PCIe endpoint core minimalistic design	[email protected]	FPGA	2	07-25-2007 06:05 PM
FPGA PCIe core connectivity w/ a PC	Eshwar	FPGA	0	05-22-2006 09:40 PM
Xilinx PCIe core vs. Icarus Verilog	Stephen Williams	FPGA	2	04-21-2006 07:50 AM
Xilinx Core Gen Question	Laurent Gauch	FPGA	3	09-19-2004 06:28 PM

All times are GMT +1. The time now is 02:08 AM.