FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 06-10-2005, 09:48 AM
Marie
Guest
 
Posts: n/a
Default programmation with IMPACT with one PROM and two FPGAs

Hello,

I use IMPACT to program two FPGAs via a PROM.
The PROM is xc18v04 and the FPGAs are xc2S300E-6.
Here is the organization of the connections (as on p. 12 of the DS026
document, datasheet of the PROM):
Vref and GND pins of the parallel IV cable are connected to 3.3V and
ground.
TCK and TMS pins of the cable are connected with the PROM and the
FPGAs.
TDI pin is connected with the PROM.
TD0 pin of the PROM is connected with TDI pin of the first FPGA (M2M1M0
= 000).
TDO pin of the first FPGA is connected with TDI pin of the second FPGA
(M2M1M0 = 111).
TDO pin of the second FPGA is connected with the TDO pin of the
parallel IV cable.
I build the chain in the PROM formatter (file mode in IMPACT). PROM
file generation is successfull.
Then I go to device mode, serial mode.
The connection to the cable is successfull.
If I do not use the wizard, I can only add the .bit files of the FPGAs.
If I use the wizard, I can add the mcs file created with the PROM
formatter.
In both cases, when I try to "program" I get the following error
message "DONE pin did not go low".
We checked the activity on TCK clock and we only see a down pulse of
about 600µs.
Could you tell me what I have to do in IMPACT to generate the necessary
signals to the cable?

Thank you,

Marie

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
seriel prom Repzak FPGA 2 03-15-2005 05:36 AM
Configuring FPGA using PROM/uP Yaju N FPGA 8 01-25-2005 05:09 PM
ISP PROM's : PROM programming fails karthik FPGA 0 09-20-2004 10:21 AM
Flex6K configuration PROM Jay FPGA 8 09-08-2003 07:19 PM
Re: Flex6K configuration PROM Jay FPGA 1 09-08-2003 09:57 AM


All times are GMT +1. The time now is 02:45 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved