FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 09-23-2005, 06:16 PM
shorty
Guest
 
Posts: n/a
Default Power Management for Xilinx and Altera FPGAs

Was just told about this site at National Semiconductor. Great idea
Means I no longer need to worry too much about my power managemen
for all my Altera FPGA designs - they support Xilinx too ! Check i
out at

http://www.national.com/appinfo/power/xilinxfpga.htm

Reply With Quote
  #2 (permalink)  
Old 09-23-2005, 09:45 PM
Teo
Guest
 
Posts: n/a
Default Re: Power Management for Xilinx and Altera FPGAs


shorty wrote:
> Was just told about this site at National Semiconductor. Great idea.
> Means I no longer need to worry too much about my power management
> for all my Altera FPGA designs - they support Xilinx too ! Check it
> out at
>
> http://www.national.com/appinfo/power/xilinxfpga.html


The best device for power management IMHO is the power manager from
Lattice.
What I like best about these devices is that they are programmable and
don't need any discretes to monitor from 1v to 5.75v. Since I'm using
fpgas, why shouldn't power sequencing be programmable too! The
software is simple GUI based and the reprogrammability has saved my
bacon on more than one occasion.

http://www.latticesemi.com/products/...RMGR/index.cfm

Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
ANNC: Programmable Power Management Design Webcast bart Verilog 1 08-16-2007 02:30 AM
configuration SRAM cells in Xilinx/Altera FPGAs raj FPGA 12 07-29-2004 02:28 AM
reduced power Xilinx® Spartan-3(TM) FPGAs rickman FPGA 3 07-02-2004 04:31 AM
altera, xilinx susceptible to power transients? Jeff FPGA 6 02-26-2004 10:00 PM


All times are GMT +1. The time now is 02:05 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved