FPGA Central - World's 1st FPGA / CPLD Portal

FPGA Central

World's 1st FPGA Portal

 

Go Back   FPGA Groups > NewsGroup > FPGA

FPGA comp.arch.fpga newsgroup (usenet)

Reply
 
LinkBack Thread Tools Display Modes
  #1 (permalink)  
Old 08-29-2007, 08:08 PM
[email protected]
Guest
 
Posts: n/a
Default PCIe question

The lane signals should be AC coupled:
a. on the motherboard between the controller and PCIe socket
b. on the PCIe card between the FPGA GTP and PCIe PCB connector
c. on both

?
thx,
Vasile

Reply With Quote
  #2 (permalink)  
Old 08-29-2007, 08:55 PM
Charles, NG
Guest
 
Posts: n/a
Default Re: PCIe question

The spec says all _transmitters_ shall be AC coupled. You just lead the
RX line directly to your component.

In terms of your a) b) c) options, the answer is therefore c) but only
the TX line(s).

By the way as far as I remember, there is some Intel doc recommending
placing the cap at 1/3 of the distance from plug to component (i.e.
closer to the plug than to the component).
Reply With Quote
  #3 (permalink)  
Old 08-29-2007, 09:43 PM
Gabor
Guest
 
Posts: n/a
Default Re: PCIe question

On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
> The spec says all _transmitters_ shall be AC coupled. You just lead the
> RX line directly to your component.
>
> In terms of your a) b) c) options, the answer is therefore c) but only
> the TX line(s).
>
> By the way as far as I remember, there is some Intel doc recommending
> placing the cap at 1/3 of the distance from plug to component (i.e.
> closer to the plug than to the component).



Also if you're designing a PCIe plug-in card, remember that the signal
names on the connector are based on the motherboard. So you need to
connect your transmitter to the receive signals (PERP0/PERN0 ...) and
your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
and Tx signals are on the opposite board surface, it is very hard to
correct swapped signals using wires! I got bit by this on my first
PCIe design.

Reply With Quote
  #4 (permalink)  
Old 08-30-2007, 02:48 AM
vasile
Guest
 
Posts: n/a
Default Re: PCIe question

On Aug 29, 12:43 pm, Gabor <ga...@alacron.com> wrote:
> On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
>
> > The spec says all _transmitters_ shall be AC coupled. You just lead the
> > RX line directly to your component.

>
> > In terms of your a) b) c) options, the answer is therefore c) but only
> > the TX line(s).

>
> > By the way as far as I remember, there is some Intel doc recommending
> > placing the cap at 1/3 of the distance from plug to component (i.e.
> > closer to the plug than to the component).

>
> Also if you're designing a PCIe plug-in card, remember that the signal
> names on the connector are based on the motherboard. So you need to
> connect your transmitter to the receive signals (PERP0/PERN0 ...) and
> your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
> and Tx signals are on the opposite board surface, it is very hard to
> correct swapped signals using wires! I got bit by this on my first
> PCIe design.


Thx for attentioning but my intention is to route differential signals
on stripline
(between ground planes) and I guess will be no wire.
I'm designing both the PCIe card and the motherboard and...

Vasile

Reply With Quote
  #5 (permalink)  
Old 08-30-2007, 02:49 AM
vasile
Guest
 
Posts: n/a
Default Re: PCIe question

On Aug 29, 5:50 pm, PeteS <axk...@dsl.pipex.com> wrote:
> Gabor wrote:
> > On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
> >> The spec says all _transmitters_ shall be AC coupled. You just lead the
> >> RX line directly to your component.

>
> >> In terms of your a) b) c) options, the answer is therefore c) but only
> >> the TX line(s).

>
> >> By the way as far as I remember, there is some Intel doc recommending
> >> placing the cap at 1/3 of the distance from plug to component (i.e.
> >> closer to the plug than to the component).

>
> > Also if you're designing a PCIe plug-in card, remember that the signal
> > names on the connector are based on the motherboard. So you need to
> > connect your transmitter to the receive signals (PERP0/PERN0 ...) and
> > your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
> > and Tx signals are on the opposite board surface, it is very hard to
> > correct swapped signals using wires! I got bit by this on my first
> > PCIe design.

>
> It is very important to make sure your coupling capacitor is large
> enough to handle the 30kHz beacons, so *if* (as I do on occasion) you ac
> couple at _each end of the link_, make sure you used double the
> recommended value of capacitor if it's a short (in the transmission line
> sense) link.


This is new for me. What do you mean with 30KHz beacon at 3.1Gbps ?
The 0.1uF impedance is large enough for a Ghz signal.


Reply With Quote
  #6 (permalink)  
Old 08-30-2007, 02:50 AM
PeteS
Guest
 
Posts: n/a
Default Re: PCIe question

Gabor wrote:
> On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
>> The spec says all _transmitters_ shall be AC coupled. You just lead the
>> RX line directly to your component.
>>
>> In terms of your a) b) c) options, the answer is therefore c) but only
>> the TX line(s).
>>
>> By the way as far as I remember, there is some Intel doc recommending
>> placing the cap at 1/3 of the distance from plug to component (i.e.
>> closer to the plug than to the component).

>
>
> Also if you're designing a PCIe plug-in card, remember that the signal
> names on the connector are based on the motherboard. So you need to
> connect your transmitter to the receive signals (PERP0/PERN0 ...) and
> your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
> and Tx signals are on the opposite board surface, it is very hard to
> correct swapped signals using wires! I got bit by this on my first
> PCIe design.
>


It is very important to make sure your coupling capacitor is large
enough to handle the 30kHz beacons, so *if* (as I do on occasion) you ac
couple at _each end of the link_, make sure you used double the
recommended value of capacitor if it's a short (in the transmission line
sense) link.

Cheers

PeteS
Reply With Quote
  #7 (permalink)  
Old 08-31-2007, 10:10 PM
Gabor
Guest
 
Posts: n/a
Default Re: PCIe question

On Aug 31, 8:52 pm, PeteS <axk...@dsl.pipex.com> wrote:
> vasile wrote:
> > On Aug 29, 5:50 pm, PeteS <axk...@dsl.pipex.com> wrote:
> >> Gabor wrote:
> >>> On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
> >>>> The spec says all _transmitters_ shall be AC coupled. You just lead the
> >>>> RX line directly to your component.
> >>>> In terms of your a) b) c) options, the answer is therefore c) but only
> >>>> the TX line(s).
> >>>> By the way as far as I remember, there is some Intel doc recommending
> >>>> placing the cap at 1/3 of the distance from plug to component (i.e.
> >>>> closer to the plug than to the component).
> >>> Also if you're designing a PCIe plug-in card, remember that the signal
> >>> names on the connector are based on the motherboard. So you need to
> >>> connect your transmitter to the receive signals (PERP0/PERN0 ...) and
> >>> your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
> >>> and Tx signals are on the opposite board surface, it is very hard to
> >>> correct swapped signals using wires! I got bit by this on my first
> >>> PCIe design.
> >> It is very important to make sure your coupling capacitor is large
> >> enough to handle the 30kHz beacons, so *if* (as I do on occasion) you ac
> >> couple at _each end of the link_, make sure you used double the
> >> recommended value of capacitor if it's a short (in the transmission line
> >> sense) link.

>
> > This is new for me. What do you mean with 30KHz beacon at 3.1Gbps ?
> > The 0.1uF impedance is large enough for a Ghz signal.

>
> PCIe (as with most high speed links) uses beacon signals to determine if
> the 'other end' of the link is active. That beacon is a relatively low
> frequency pulse to minimise EMC/EMI. 0.1uF is easily sufficient, but at
> 2.5Gb/s (1.25GHz fundamental) a 100pF cap would be sufficient - the cap
> recommended in the PCIe spec (you do have a copy right?) is sufficient
> for the beaconing. (I don't have a copy in front of me, but I seem to
> remember it's 0.075uF).
>
> Cheers
>
> PeteS



..075uF (75nF) is the minimum spec. There is also a maximum of 0.2uF
(200nF)
so theoretically 0.1uF -25/+100 % is good. Z5U or Y5U bypass quality
caps
won't give you this tolerance. X7R or X5R will. The 1.1
specification
talks about 0603 components, but I would think 0402 would work better.

Reply With Quote
  #8 (permalink)  
Old 09-01-2007, 02:52 AM
PeteS
Guest
 
Posts: n/a
Default Re: PCIe question

vasile wrote:
> On Aug 29, 5:50 pm, PeteS <axk...@dsl.pipex.com> wrote:
>> Gabor wrote:
>>> On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
>>>> The spec says all _transmitters_ shall be AC coupled. You just lead the
>>>> RX line directly to your component.
>>>> In terms of your a) b) c) options, the answer is therefore c) but only
>>>> the TX line(s).
>>>> By the way as far as I remember, there is some Intel doc recommending
>>>> placing the cap at 1/3 of the distance from plug to component (i.e.
>>>> closer to the plug than to the component).
>>> Also if you're designing a PCIe plug-in card, remember that the signal
>>> names on the connector are based on the motherboard. So you need to
>>> connect your transmitter to the receive signals (PERP0/PERN0 ...) and
>>> your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
>>> and Tx signals are on the opposite board surface, it is very hard to
>>> correct swapped signals using wires! I got bit by this on my first
>>> PCIe design.

>> It is very important to make sure your coupling capacitor is large
>> enough to handle the 30kHz beacons, so *if* (as I do on occasion) you ac
>> couple at _each end of the link_, make sure you used double the
>> recommended value of capacitor if it's a short (in the transmission line
>> sense) link.

>
> This is new for me. What do you mean with 30KHz beacon at 3.1Gbps ?
> The 0.1uF impedance is large enough for a Ghz signal.
>
>


PCIe (as with most high speed links) uses beacon signals to determine if
the 'other end' of the link is active. That beacon is a relatively low
frequency pulse to minimise EMC/EMI. 0.1uF is easily sufficient, but at
2.5Gb/s (1.25GHz fundamental) a 100pF cap would be sufficient - the cap
recommended in the PCIe spec (you do have a copy right?) is sufficient
for the beaconing. (I don't have a copy in front of me, but I seem to
remember it's 0.075uF).

Cheers

PeteS
Reply With Quote
  #9 (permalink)  
Old 09-01-2007, 03:27 AM
PeteS
Guest
 
Posts: n/a
Default Re: PCIe question

Gabor wrote:
> On Aug 31, 8:52 pm, PeteS <axk...@dsl.pipex.com> wrote:
>> vasile wrote:
>>> On Aug 29, 5:50 pm, PeteS <axk...@dsl.pipex.com> wrote:
>>>> Gabor wrote:
>>>>> On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
>>>>>> The spec says all _transmitters_ shall be AC coupled. You just lead the
>>>>>> RX line directly to your component.
>>>>>> In terms of your a) b) c) options, the answer is therefore c) but only
>>>>>> the TX line(s).
>>>>>> By the way as far as I remember, there is some Intel doc recommending
>>>>>> placing the cap at 1/3 of the distance from plug to component (i.e.
>>>>>> closer to the plug than to the component).
>>>>> Also if you're designing a PCIe plug-in card, remember that the signal
>>>>> names on the connector are based on the motherboard. So you need to
>>>>> connect your transmitter to the receive signals (PERP0/PERN0 ...) and
>>>>> your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
>>>>> and Tx signals are on the opposite board surface, it is very hard to
>>>>> correct swapped signals using wires! I got bit by this on my first
>>>>> PCIe design.
>>>> It is very important to make sure your coupling capacitor is large
>>>> enough to handle the 30kHz beacons, so *if* (as I do on occasion) you ac
>>>> couple at _each end of the link_, make sure you used double the
>>>> recommended value of capacitor if it's a short (in the transmission line
>>>> sense) link.
>>> This is new for me. What do you mean with 30KHz beacon at 3.1Gbps ?
>>> The 0.1uF impedance is large enough for a Ghz signal.

>> PCIe (as with most high speed links) uses beacon signals to determine if
>> the 'other end' of the link is active. That beacon is a relatively low
>> frequency pulse to minimise EMC/EMI. 0.1uF is easily sufficient, but at
>> 2.5Gb/s (1.25GHz fundamental) a 100pF cap would be sufficient - the cap
>> recommended in the PCIe spec (you do have a copy right?) is sufficient
>> for the beaconing. (I don't have a copy in front of me, but I seem to
>> remember it's 0.075uF).
>>
>> Cheers
>>
>> PeteS

>
>
> .075uF (75nF) is the minimum spec. There is also a maximum of 0.2uF
> (200nF)
> so theoretically 0.1uF -25/+100 % is good. Z5U or Y5U bypass quality
> caps
> won't give you this tolerance. X7R or X5R will. The 1.1
> specification
> talks about 0603 components, but I would think 0402 would work better.
>


A major issue is parasitics. 0402 is ok, 0603 is marginal.

As to type, I wouldn't use anything less than X5R anyway for a signal path.

Cheers

PeteS
Reply With Quote
  #10 (permalink)  
Old 09-02-2007, 03:14 PM
John Adair
Guest
 
Posts: n/a
Default Re: PCIe question

The Beacon is one way a wakeup from L2 LTSSM state (deep power save).
Depends on whether your Phy implementation supports this method or
uses the Wake# or even whether the deep power save feature is
supported.

John Adair
Enterpoint Ltd.
www.enterpoint.co.uk

On 30 Aug, 01:49, vasile <picli...@gmail.com> wrote:
> On Aug 29, 5:50 pm, PeteS <axk...@dsl.pipex.com> wrote:
>
>
>
>
>
> > Gabor wrote:
> > > On Aug 29, 2:55 pm, "Charles, NG" <site_blackh...@trellisys.ie> wrote:
> > >> The spec says all _transmitters_ shall be AC coupled. You just lead the
> > >> RX line directly to your component.

>
> > >> In terms of your a) b) c) options, the answer is therefore c) but only
> > >> the TX line(s).

>
> > >> By the way as far as I remember, there is some Intel doc recommending
> > >> placing the cap at 1/3 of the distance from plug to component (i.e.
> > >> closer to the plug than to the component).

>
> > > Also if you're designing a PCIe plug-in card, remember that the signal
> > > names on the connector are based on the motherboard. So you need to
> > > connect your transmitter to the receive signals (PERP0/PERN0 ...) and
> > > your receiver to the transmit signals (PETP0/PETN0 ...). Since the Rx
> > > and Tx signals are on the opposite board surface, it is very hard to
> > > correct swapped signals using wires! I got bit by this on my first
> > > PCIe design.

>
> > It is very important to make sure your coupling capacitor is large
> > enough to handle the 30kHz beacons, so *if* (as I do on occasion) you ac
> > couple at _each end of the link_, make sure you used double the
> > recommended value of capacitor if it's a short (in the transmission line
> > sense) link.

>
> This is new for me. What do you mean with 30KHz beacon at 3.1Gbps ?
> The 0.1uF impedance is large enough for a Ghz signal.- Hide quoted text -
>
> - Show quoted text -



Reply With Quote
Reply

Bookmarks

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Trackbacks are On
Pingbacks are On
Refbacks are On


Similar Threads
Thread Thread Starter Forum Replies Last Post
Affordable pcie card ? Alex Gibson FPGA 6 06-12-2007 02:06 PM
V5 LXT PCIe Block simulation sovan FPGA 1 11-21-2006 10:19 PM
PCIe latency [email protected] FPGA 2 11-07-2006 09:12 AM
PCIe latency Joseph H Allen FPGA 2 08-23-2006 04:32 PM
some new PCIe products Antti Lukats FPGA 4 12-13-2005 02:28 PM


All times are GMT +1. The time now is 12:57 AM.


Powered by vBulletin® Version 3.8.0
Copyright ©2000 - 2012, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.2.0
Copyright 2008 @ FPGA Central. All rights reserved